MPC875 datasheet(5/84 Pages) FREESCALE

5 / 84 page

MPC875/MPC870 Hardware Specifications, Rev. 3.0

Freescale Semiconductor

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Features

– CRC16 generation and checking

– CRC5 checking

– NRZI encoding/decoding with bit stuffing

– 12- or 1.5-Mbps data rate

– Flexible data buffers with multiple buffers per frame

– Automatic retransmission upon transmit error

— The USB host controller has the following features:

– Supports control, bulk, interrupt, and isochronous data transfers

– CRC16 generation and checking

– NRZI encoding/decoding with bit stuffing

– Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data

rate configuration). Note that low-speed operation requires an external hub.

– Flexible data buffers with multiple buffers per frame

– Supports local loopback mode for diagnostics (12 Mbps only)

•

Serial peripheral interface (SPI)

— Supports master and slave modes

— Supports multiple-master operation on the same bus

•

Inter-integrated circuit (I2C) port

— Supports master and slave modes

— Supports a multiple-master environment

•

The MPC875 has a time-slot assigner (TSA) that supports one TDM bus (TDMb).

— Allows SCC and SMC to run in multiplexed and/or non-multiplexed operation

— Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user defined

— 1- or 8-bit resolution

— Allows independent transmit and receive routing, frame synchronization, and clocking

— Allows dynamic changes

— Can be internally connected to two serial channels (one SCC and one SMC)

•

PCMCIA interface

— Master (socket) interface, release 2.1-compliant

— Supports one independent PCMCIA socket on the MPC875/MPC870

— 8 memory or I/O windows supported

•

Debug interface

— Eight comparators: four operate on instruction address, two operate on data address, and two

operate on data

— Supports conditions: =

≠ < >

— Each watchpoint can generate a break point internally.

•

Normal high and normal low power modes to conserve power

•

1.8-V core and 3.3-V I/O operation with 5-V TTL compatibility

•

The MPC875/870 comes in a 256-pin ball grid array (PBGA) package.

MPC875 数据表(PDF) 5 Page - Freescale Semiconductor, Inc

MPC875 数据表(HTML) 5 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载