数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC875 数据表(PDF) 57 Page - Freescale Semiconductor, Inc

部件名 MPC875
功能描述  Hardware Specifications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC875 数据表(HTML) 57 Page - Freescale Semiconductor, Inc

Back Button MPC875 Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 61Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 84 page
background image
MPC875/MPC870 Hardware Specifications, Rev. 3.0
57
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Freescale Semiconductor
CPM Electrical Characteristics
13.6 SCC in NMSI Mode Electrical Specifications
Table 22 provides the NMSI external clock timing.
Table 23 provides the NMSI internal clock timing.
Table 22. NMSI External Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK3 and TCLK3 width high 1
1 The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater than or equal to 2.25/1.
1/SYNCCLK
ns
101
RCLK3 and TCLK3 width low
1/SYNCCLK +5
ns
102
RCLK3 and TCLK3 rise/fall time
15.00
ns
103
TXD3 active delay (from TCLK3 falling edge)
0.00
50.00
ns
104
RTS3 active/inactive delay (from TCLK3 falling edge)
0.00
50.00
ns
105
CTS3 setup time to TCLK3 rising edge
5.00
ns
106
RXD3 setup time to RCLK3 rising edge
5.00
ns
107
RXD3 hold time from RCLK3 rising edge 2
2 Also applies to CD and CTS hold time when they are used as external sync signals.
5.00
ns
108
CD3 setup time to RCLK3 rising edge
5.00
ns
Table 23. NMSI Internal Clock Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
100
RCLK3 and TCLK3 frequency 1
1 The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater or equal to 3/1.
0.00
SYNCCLK/3
MHz
102
RCLK3 and TCLK3 rise/fall time
ns
103
TXD3 active delay (from TCLK3 falling edge)
0.00
30.00
ns
104
RTS3 active/inactive delay (from TCLK3 falling edge)
0.00
30.00
ns
105
CTS3 setup time to TCLK3 rising edge
40.00
ns
106
RXD3 setup time to RCLK3 rising edge
40.00
ns
107
RXD3 hold time from RCLK3 rising edge 2
2 Also applies to CD and CTS hold time when they are used as external sync signals
0.00
ns
108
CD3 setup time to RCLK3 rising edge
40.00
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com