数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC875 数据表(PDF) 23 Page - Freescale Semiconductor, Inc

部件名 MPC875
功能描述  Hardware Specifications
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC875 数据表(HTML) 23 Page - Freescale Semiconductor, Inc

Back Button MPC875 Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC875 Datasheet HTML 27Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 84 page
background image
MPC875/MPC870 Hardware Specifications, Rev. 3.0
23
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Freescale Semiconductor
Bus Signal Timing
B42
CLKOUT rising edge to TS valid (hold
time) (MIN = 0.00
× B1 + 2.00)
2.00
2.00
2.00
2.00
ns
B43
AS negation to memory controller signals
negation (MAX = TBD)
—TBD
—TBD
—TBD
—TBD
ns
1 For part speeds above 50 MHz, use 9.80 ns for B11a.
2 The timing required for BR input is relevant when the MPC875/870 is selected to work with the internal bus arbiter.
The timing for BG input is relevant when the MPC875/870 is selected to work with the external bus arbiter.
3 For part speeds above 50 MHz, use 2 ns for B17.
4 The D(0:31) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
5 For part speeds above 50 MHz, use 2 ns for B19.
6 The D(0:31) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read
accesses controlled by chip-selects under control of the user-programmable machine (UPM) in the memory
controller, for data beats where DLT3 = 1 in the RAM words. (This is only the case where data is latched on the falling
edge of CLKOUT.)
7 The timing B30 refers to CS when ACS = 00 and to WE(0:3) when CSNT = 0.
8 The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in
B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 19.
9 The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior
specified in Figure 22.
Table 10. Bus Operation Timings (continued)
Num
Characteristic
33 MHz
40 MHz
66 MHz
80 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com