| 数据搜索系统,热门电子元器件搜索 |
|
MPC875 数据表(PDF) 60 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC875 数据表(HTML) 60 Page - Freescale Semiconductor, Inc |
|
60 / 84 page ![]() MPC875/MPC870 Hardware Specifications, Rev. 3.0 60 PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE Freescale Semiconductor CPM Electrical Characteristics Figure 55. Ethernet Collision Timing Diagram Figure 56. Ethernet Receive Timing Diagram 133 TENA active delay (from TCLK3 rising edge) 10 50 ns 134 TENA inactive delay (from TCLK3 rising edge) 10 50 ns 138 CLKO1 low to SDACK asserted 2 —20 ns 139 CLKO1 low to SDACK negated 2 —20 ns 1 The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater than or equal to 2/1. 2 SDACK is asserted whenever the SDMA writes the incoming frame DA into memory. Table 24. Ethernet Timing (continued) Num Characteristic All Frequencies Unit Min Max CLSN(CTS1) 120 (Input) RCLK3 121 RxD3 (Input) 121 RENA(CD3) (Input) 125 124 123 127 126 Last Bit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |