VT82C596 datasheet(21/96 Pages) ETC

21 / 96 page

VT82C596B

Revision 0.3 June 17, 1999

-15-

Pinouts

7HFKQRORJLHV ,QF

:H &RQQHFW

PC/PCI and Serial IRQ Control

Signal Name

Pin #

I/O

Signal Description

REQ[A-C]# / GPI[2-4]

M1, N2, P3

PC/PCI DMA Requests. Used by PCI agent to request DMA services

per the PC/PCI protocol. For GPI functions refer to Rx7D[2-0].

GNT[A-C]# / GPO[9-11]

N1, P2, P4

PC/PCI DMA Grants. Used to acknowledge DMA services per the

PC/PCI protocol. For GPO functions refer to Rx7D[2-0].

SERIRQ / GPI7

J19

Serial Interrupt Request. Used with Distributed DMA. For GPI see

Rx68[3].

A20 Control

Signal Name

Pin #

I/O

Signal Description

A20GATE / MSCK

Gate A20: Gate A20 output from optional external keyboard controller

if used. Logically combined with Port 92 bit-1 (Fast_A20) and output

on the A20M# signal. If the internal keyboard / PS2 mouse controller is

used, this pin becomes the mouse clock input (the A20GATE signal

comes directly from the internal keyboard controller).

A20M#

M20

A20 Mask. Connect to A20 mask input of the CPU.

APIC Interface

Signal Name

Pin #

I/O

Signal Description

APICREQ# / WSC# / GPI5

K18

I / I / I

MultiFunction Pin

Internal APIC Write Snoop Complete. (Rx74[7]=1 & Rx74[1]=1)

Asserted by the north bridge to indicate that all snoop activity on the

CPU bus initiated by the last PCI-to-DRAM write is complete and

that it is safe to perform an APIC interrupt.

External APIC Request. (Rx74[7]=1 & Rx74[1]=0) Asserted by

external APIC synchronous to PCICLK prior to sending an interrupt

over the APIC serial bus. This signals the VT82C596B to flush its

internal buffers.

General Purpose Input 5. (Rx74[7] = 0)

APICCS# / APICD0 / GPO13

H18

O / O / O

MultiFunction Pin

Internal APIC Data 0. (Rx74[7]=1 & Rx74[1]=1)

External APIC Chip Select. (Rx74[7]=1 & Rx74[1]=0) The

VT82C596B drives this signal active to select an external APIC (if

used). This occurs if the external APIC is enabled and a PCI cycle is

detected within the programmed APIC address range.

General Purpose Output 13. (Rx74[7] = 0)

APICACK# / APICD1 / GPO12

J17

O / O / O

MultiFunction Pin

Internal APIC Data 1. (Rx74[7]=1 & Rx74[1]=1)

External APIC Acknowledge. (Rx74[7]=1 & Rx74[1]=0) Asserted by

the VT82C596B to indicate that it internal buffers have been flushed

(in response to APICREQ#). This indicates to the external APIC that

the VT82C596B’s internal buffers have been flushed and that it is OK

for the APIC to send its interrupt.

General Purpose Output 12. (Rx74[7] = 0)

VT82C596 数据表(PDF) 21 Page - List of Unclassifed Manufacturers

VT82C596 数据表(HTML) 21 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载

链接网址

VT82C596 数据表(PDF) 21 Page - List of Unclassifed Manufacturers

VT82C596 数据表(HTML) 21 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表 下载

链接网址

数据表下载