数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP8430V 数据表(PDF) 32 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 DP8430V
功能描述  microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DP8430V 数据表(HTML) 32 Page - National Semiconductor (TI)

Back Button DP8430V Datasheet HTML 28Page - National Semiconductor (TI) DP8430V Datasheet HTML 29Page - National Semiconductor (TI) DP8430V Datasheet HTML 30Page - National Semiconductor (TI) DP8430V Datasheet HTML 31Page - National Semiconductor (TI) DP8430V Datasheet HTML 32Page - National Semiconductor (TI) DP8430V Datasheet HTML 33Page - National Semiconductor (TI) DP8430V Datasheet HTML 34Page - National Semiconductor (TI) DP8430V Datasheet HTML 35Page - National Semiconductor (TI) DP8430V Datasheet HTML 36Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 56 page
background image
70 RAS and CAS Configuration Modes (Continued)
75 PAGEBURST MODE
In a static column page or burst mode system the least
significant bits must be tied to the column address in order
to ensure that the pageburst accesses are to sequential
memory addresses as shown in
Figure 28
In a nibble
mode system the least significant bits must be tied to the
highest column and row address bits in order to ensure that
sequential address bits are the ‘‘nibble’’ bits for nibble mode
accesses
(Figure 28) The ECAS inputs may then be tog-
gled with the DP8430V31V32V’s address latches in fall-
through mode while AREQ is asserted The ECAS inputs
can also be used to select individual bytes When using nib-
ble mode DRAMS the third and fourth address bits can be
tied to the bank select inputs to perform memory interleav-
ing In page or static column modes the two address bits
after the page size can be tied to the bank select inputs to
select a new bank if the page size is exceeded
TLF11118 – 43
See table below for row column
bank address bit map A0 A1 are used for byte addressing in this example
Addresses
Nibble Mode
Page ModeStatic Column Mode Page Size
256 BitsPage
512 BitsPage
1024 BitsPage
2048 BitsPage
Column
C9R9 e A2A3
C0 – 7 e A2–9
C0–8 e A2–10
C0–9 e A2–11
C0–10 e A2–12
Address
C0 – 8 e X
C8–10 e X
C910 e X
C10 e X
Row
XX
X
X
X
Address
B0
A4
A10
A11
A12
A13
B1
A5
A11
A12
A13
A14
Assume that the least significant address bits are used for byte addressing Given a 32-bit system A0A1 would be
used for byte addressing
X e DON’T CARE the user can do as he pleases
Nibble mode values for R and C assume a system using 1 Mbit DRAMs
FIGURE 28 Page Static Column Nibble Mode System
32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com