数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DP8430V 数据表(PDF) 23 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 DP8430V
功能描述  microCMOS Programmable 256k/1M/4M Dynamic RAM Controller/Drivers
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

DP8430V 数据表(HTML) 23 Page - National Semiconductor (TI)

Back Button DP8430V Datasheet HTML 19Page - National Semiconductor (TI) DP8430V Datasheet HTML 20Page - National Semiconductor (TI) DP8430V Datasheet HTML 21Page - National Semiconductor (TI) DP8430V Datasheet HTML 22Page - National Semiconductor (TI) DP8430V Datasheet HTML 23Page - National Semiconductor (TI) DP8430V Datasheet HTML 24Page - National Semiconductor (TI) DP8430V Datasheet HTML 25Page - National Semiconductor (TI) DP8430V Datasheet HTML 26Page - National Semiconductor (TI) DP8430V Datasheet HTML 27Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 56 page
background image
50 Refresh Options (Continued)
52 REFRESH CYCLE TYPES
Three different types of refresh cycles are available for use
The three different types are mutually exclusive and can be
used with any of the three modes of refresh control The
three different refresh cycle types are all RAS refresh stag-
gered RAS refresh and error scrubbing during all RAS re-
fresh In all refresh cycle types the RAS precharge time is
guaranteed between the previous access RAS ending and
the refresh RAS0 starting between refresh RAS3 ending
and access RAS beginning between burst refresh RASs
521 Conventional RAS Refresh
A conventional refresh cycle causes RAS0 – 3 to all assert
from the first positive edge of CLK after RFIP is asserted as
shown in
Figure 16 RAS0 – 3 will stay asserted until the
number of positive edges of CLK programmed have passed
On the last positive edge RAS0 – 3 and RFIP will be negat-
ed This type of refresh cycle is programmed by negating
address bit R9 during programming
TLF11118 – 25
FIGURE 16 Conventional RAS Refresh
522 Staggered RAS Refresh
A staggered refresh staggers each RAS or group of RASs
by a positive edge of CLK as shown in
Figure 17 The num-
ber of RASs which will be asserted on each positive edge
of CLK is determined by the RAS CAS configuration mode
programming bits C4 – C6 If single RAS outputs are select-
ed during programming then each RAS will assert on suc-
cessive positive edges of CLK If two RAS outputs are se-
lected during programming then RAS0 and RAS1 will assert
on the first positive edge of CLK after RFIP is asserted
RAS2 and RAS3 will assert on the second positive edge of
CLK after RFIP is asserted If all RAS outputs were selected
during programming all RAS outputs would assert on the
first positive edge of CLK after RFIP is asserted Each RAS
or group of RASs will meet the programmed RAS low time
and then negate
TLF11118 – 26
FIGURE 17 Staggered RAS Refresh
23



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com