CS8416-CS datasheet(8/48 Pages) CIRRUS

8 / 48 page

CS8416

DS578PP2

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE

(TA = 25 °C for suffixes ‘CS’ &’CZ’, TA = -40 to 85°C for ‘IS’ & ‘IZ’ ; VA+ = VD+ = 3.3 V ± 5%, VL+ = 3.135 to 5.5V,

Inputs: Logic 0 = 0 V, Logic 1 = VL+; CL =20 pF)

Notes: 9. If Fs is lower than 46.875 kHz, the maximum CCLK frequency should be less than 128 Fs. This is

dictated by the timing requirements necessary to access the Channel Status memory. Access to the

control register file can be carried out at the full 6 MHz rate. The minimum allowable input sample rate

is 32 kHz, so choosing CCLK to be less than or equal to 4.1 MHz should be safe for all possible

conditions.

10. Data must be held for sufficient time to bridge the transition time of CCLK.

11. For fsck <1 MHz.

Parameter

Symbol

Min

Max

Unit

CCLK Clock Frequency

(Note 9)fsck

06.0

MHz

CS High Time Between Transmissions

tcsh

1.0

µs

CS Falling to CCLK Edge

tcss

CCLK Low Time

tscl

CCLK High Time

tsch

CDIN to CCLK Rising Setup Time

tdsu

CCLK Rising to DATA Hold Time

(Note 10)tdh

CCLK Falling to CDOUT Stable

tpd

-50

Rise Time of CDOUT

tr1

-25

Fall Time of CDOUT

tf1

-25

Rise Time of CCLK and CDIN

(Note 11)

tr2

100

Fall Time of CCLK and CDIN

(Note 11)tr2

100

t r2

t f2

t dsu

t dh

t sch

t scl

CCLK

CDIN

t css

t pd

CDOUT

t csh

Figure 3. SPI Mode Timing

CS8416-CS 数据表(PDF) 8 Page - Cirrus Logic

CS8416-CS 数据表(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载