| 数据搜索系统,热门电子元器件搜索 |
|
STM8AL3136 数据表(PDF) 99 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8AL3136 数据表(HTML) 99 Page - STMicroelectronics |
|
99 / 124 page ![]() DocID18474 Rev 7 99/124 STM8AL313x/4x/6x STM8AL3L4x/6x Electrical parameters 108 In the following table, data based on characterization results, not tested in production. In the following table, data are guaranteed by design, not tested in production. Table 54. DAC accuracy Symbol Parameter Conditions Typ. Max(1) Unit DNL Differential non linearity(2) RL ≥5 kΩ, CL≤50 pF, DACOUT buffer ON(3) 1.5 3 12-bit LSB No load, DACOUT buffer OFF 1.5 3 INL Integral non linearity(4) RL ≥5 kΩ, CL≤ 50 pF, DACOUT buffer ON(3) 24 No load, DACOUT buffer OFF 2 4 Offset Offset error(5) RL ≥5 kΩ, CL≤ 50 pF, DACOUT buffer ON(3) ±10 ±25 No load, DACOUT buffer OFF ±5 ±8 Offset1 Offset error at Code 1 (6) DACOUT buffer OFF ±1.5 ±5 Gain error Gain error(7) RL ≥5 kΩ, CL≤ 50 pF, DACOUT buffer ON(3) +0.1/-0.2 +0.2/-0.5 % No load, DACOUT buffer OFF +0/-0.2 +0/-0.4 TUE Total unadjusted error RL ≥5 kΩ, CL≤ 50 pF, DACOUT buffer ON(3) 12 30 12-bit LSB No load, DACOUT buffer OFF 8 12 1. Not tested in production. 2. Difference between two consecutive codes - 1 LSB. 3. For 48-pin packages only. For 28-pin and 32-pin packages, DAC output buffer must be kept off and no load must be applied. 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023. 5. Difference between the value measured at Code (0x800) and the ideal value = VREF+/2. 6. Difference between the value measured at Code (0x001) and the ideal value. 7. Difference between the ideal slope of the transfer function and the measured slope computed from Code 0x000 and 0xFFF when buffer is ON, and from Code giving 0.2 V and (VDDA -0.2) V when buffer is OFF. Table 55. DAC output on PB4-PB5-PB6(1) Symbol Parameter Conditions Max Unit Rint Internal resistance between DAC output and PB4-PB5-PB6 output 2.7 V < VDD < 3.6 V 1.4 k Ω 2.4 V < VDD < 3.6 V 1.6 2.0 V < VDD < 3.6 V 3.2 1.8 V < VDD < 3.6 V 8.2 1. 32 or 28-pin packages only. The DAC channel can be routed either on PB4, PB5 or PB6 using the routing interface I/O switch registers. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |