| 数据搜索系统,热门电子元器件搜索 |
|
CS2000-CP 数据表(PDF) 1 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS2000-CP 数据表(HTML) 1 Page - Cirrus Logic |
|
1 / 37 page ![]() Copyright Cirrus Logic, Inc. 2009–2015 (All Rights Reserved) http://www.cirrus.com Fractional-N Clock Synthesizer & Clock Multiplier Features Delta-Sigma Fractional-N Frequency Synthesis – Generates a Low Jitter 6 - 75 MHz Clock from an 8 - 75 MHz Reference Clock Clock Multiplier / Jitter Reduction – Generates a Low Jitter 6 - 75 MHz Clock from a Jittery or Intermittent 50 Hz to 30 MHz Clock Source Highly Accurate PLL Multiplication Factor – Maximum Error Less Than 1 PPM in High- Resolution Mode I²C / SPI™ Control Port Configurable Auxiliary Output Flexible Sourcing of Reference Clock – External Oscillator or Clock Source – Supports Inexpensive Local Crystal Minimal Board Space Required – No External Analog Loop-filter Components The CS2000-CP is an extremely versatile system clocking device that utilizes a programmable phase lock loop. The CS2000-CP is based on a hybrid ana- log-digital PLL architecture comprised of a unique combination of a Delta-Sigma Fractional-N Frequency Synthesizer and a Digital PLL. This architecture allows for both frequency synthesis/clock generation from a stable reference clock as well as generation of a low- jitter clock relative to an external noisy synchronization clock. The design is also unique in that it can generate low-jitter clocks relative to noisy external synchroniza- tion clocks at frequencies as low as 50 Hz. The CS2000-CP supports both I²C and SPI for full software control. The CS2000-CP is available in a 10-pin MSOP package in Commercial (-10°C to +70°C), Automotive- D (-40°C to +85°C), and Automotive-E (-40°C to +105°C) grades. Customer development kits are also available for device evaluation. Please see “Ordering Information” on page 36 for complete details. I²C / SPI Auxiliary Output 6 to 75 MHz PLL Output 3.3 V I²C/SPI Software Control 8 MHz to 75 MHz Low-Jitter Timing Reference Fractional-N Frequency Synthesizer Digital PLL & Fractional N Logic Output to Input Clock Ratio N Timing Reference PLL Output Lock Indicator 50 Hz to 30 MHz Frequency Reference Output to Input Clock Ratio Frequency Reference SEPT '15 DS761F3 CS2000-CP |
类似零件编号 - CS2000-CP_15 |
|
类似说明 - CS2000-CP_15 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |