| 数据搜索系统,热门电子元器件搜索 |
|
CS2000-CP 数据表(PDF) 34 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS2000-CP 数据表(HTML) 34 Page - Cirrus Logic |
|
34 / 37 page ![]() CS2000-CP 34 DS761F3 9. CALCULATING THE USER DEFINED RATIO Note: The software for use with the evaluation kit has built in tools to aid in calculating and converting the User Defined Ratio. This section is for those who are not interested in the software or who are developing their systems without the aid of the evaluation kit. Most calculators do not interpret the fixed point binary representation which the CS2000 uses to define the output to input clock ratio (see Section 5.3.1 on page 19); However, with a simple conversion we can use these tools to generate a binary or hex value which can be written to the Ratio0-3 registers. 9.1 High Resolution 12.20 Format To calculate the User Defined Ratio (RUD) to store in the register(s), divide the desired output clock frequen- cy by the given input clock (CLK_IN or RefClk). Then multiply the desired ratio by the scaling factor of 220 to get the scaled decimal representation; then use the decimal to binary/hex conversion function on a cal- culator and write to the register. A few examples have been provided in Table 2. Table 2. Example 12.20 R-Values 9.2 High Multiplication 20.12 Format To calculate the User Defined Ratio (RUD) to store in the register(s), divide the desired output clock frequen- cy by the given input clock (CLK_IN). Then multiply the desired ratio by the scaling factor of 212 to get the scaled decimal representation; then use the decimal to binary/hex conversion function on a calculator and write to the register. A few examples have been provided in Table 3. Table 3. Example 20.12 R-Values Desired Output to Input Clock Ratio (output clock/input clock) Scaled Decimal Representation = (output clock/input clock) 220 Hex Representation of Binary RUD 12.288 MHz/10 MHz=1.2288 1288490 00 13 A9 2A 11.2896 MHz/44.1 kHz=256 268435456 10 00 00 00 Desired Output to Input Clock Ratio (output clock/input clock) Scaled Decimal Representation = (output clock/input clock) 212 Hex Representation of Binary RUD 12.288 MHz/60 Hz=204,800 838860800 32 00 00 00 11.2896 MHz/59.97 Hz =188254.127... 771088904 2D F5 E2 08 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |