数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLED524 数据表(PDF) 25 Page - STMicroelectronics

部件名 STLED524
功能描述  Intelligent matrix LED display driver
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLED524 数据表(HTML) 25 Page - STMicroelectronics

Back Button STLED524 Datasheet HTML 21Page - STMicroelectronics STLED524 Datasheet HTML 22Page - STMicroelectronics STLED524 Datasheet HTML 23Page - STMicroelectronics STLED524 Datasheet HTML 24Page - STMicroelectronics STLED524 Datasheet HTML 25Page - STMicroelectronics STLED524 Datasheet HTML 26Page - STMicroelectronics STLED524 Datasheet HTML 27Page - STMicroelectronics STLED524 Datasheet HTML 28Page - STMicroelectronics STLED524 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 72 page
background image
DocID026217 Rev 1
25/72
STLED524
Detailed description
BLK[2:0] - blanking time duration
000: 2 clock periods
001: 4 clock periods
010: 6 clock periods
011: 8 clock periods
100: 10 clock periods
101: 12 clock periods
110: 14 clock periods
111: 16 clock periods
These bits can be read or written in any configuration, these registers should be changed
when EN=0. See Section 4.2.1 for details.
4.5.7
Boost control register
This register is described in Section 4.1.
4.5.8
Display visual control register
This register enables/disables the driver visual features.
PWMEN = 0, PWM duty cycle is fixed to maximum available
PWMEN = 1, PWM duty cycle can be customized by PWM control register
SCRLEN = 0, scrolling is disabled
SCRLEN = 1, scrolling is enabled
SLPEN = 0, slope operation is disabled
SLPEN = 1, slope operation is enabled
WAITEN = 0, wait time at the end of scroll operation is disabled
WAITEN = 1, wait time at the end of scroll operation is enabled
BRCEN = 0, insertion of blank rows/columns during scroll operation is disabled
BRCEN = 1, insertion of blank rows/columns during scroll operation is enabled
DISPSIZE = 0, full number of columns is used to display content of patterns 1 and 2
DISPSIZE = 1, content of columns 20-23 is always linked to pattern 1 regardless of the
value of DISP bits. If content of pattern 2 is displayed, then columns 0-19 are visible. The
rest is "hidden behind" in the columns 20-23 that display content of pattern 1 permanently.
Table 26. Display visual control register
Display visual
control
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Add = 20h
-
-
BRCEN WAITEN
SLPEN
SCRLEN
PWMEN
DISPSIZE
Default
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com