数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FOXU0 数据表(PDF) 63 Page - STMicroelectronics

部件名 ST7FOXU0
功能描述  1 additional output line
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FOXU0 数据表(HTML) 63 Page - STMicroelectronics

Back Button ST7FOXU0 Datasheet HTML 59Page - STMicroelectronics ST7FOXU0 Datasheet HTML 60Page - STMicroelectronics ST7FOXU0 Datasheet HTML 61Page - STMicroelectronics ST7FOXU0 Datasheet HTML 62Page - STMicroelectronics ST7FOXU0 Datasheet HTML 63Page - STMicroelectronics ST7FOXU0 Datasheet HTML 64Page - STMicroelectronics ST7FOXU0 Datasheet HTML 65Page - STMicroelectronics ST7FOXU0 Datasheet HTML 66Page - STMicroelectronics ST7FOXU0 Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 123 page
background image
ST7FOXU0
I/O ports
63/123
9.6
Interrupts
The external interrupt event generates an interrupt if the corresponding configuration is
selected with DDR and OR registers and if the I bit in the CC register is cleared (RIM
instruction).
See application notes AN1045 software implementation of I2C bus master, and AN1048 -
software LCD driver
9.7
Device-specific I/O port configuration
The I/O port register configurations are summarized in Table 20.
Table 20.
Port configuration
Table 21.
I/O port register map and reset values
Table 19.
Description of interrupt events
Interrupt Event
Event flag
Enable
Control bit
Exit from
Wait
Exit from
Halt
External interrupt on selected
external event
-
DDRx
ORx
Yes
Yes
Port
Pin name
Input (DDR=0)
Output (DDR=1)
OR = 0
OR = 1
OR = 0
OR = 1
Port A
PA0:2, PA4:5 (1)
1.
IS4[1:0] = 01 is the only safe configuration to avoid spurious interrupt in HALT and AWUFH modes. Refer
to 7.3.2: External Interrupt Control Register 2 (EICR2) on page 46.
floating
pull-up interrupt (1)
open drain
push-pull
PA3 (2)
2.
After reset, to configure PA3 as a general purpose output, the application has to program the MUXCR0
and MUXCR1 registers. See Section 6.3.6: Multiplexed IO reset control register 1 (MUXCR1) on page 34
and Section 6.3.7: Multiplexed IO reset control register 0 (MUXCR0) on page 34
-
-
open drain
push-pull
Address
(Hex.)
Register
Label
765
43
210
0000h
PADR
Reset
Value
MSB
000
00
00
LSB
0
0001h
PADDR
Reset
Value
MSB
000
01
00
LSB
0
0002h
PAOR
Reset
Value
MSB
000
00
01
LSB
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com