| 数据搜索系统,热门电子元器件搜索 |
|
ST7FOXU0 数据表(PDF) 73 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FOXU0 数据表(HTML) 73 Page - STMicroelectronics |
|
73 / 123 page ![]() ST7FOXU0 On-chip peripherals 73/123 10.2.4 Low power modes 10.2.5 Interrupts Note: 1 The interrupt events are connected to separate interrupt vectors (see Interrupts chapter). They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC register is reset (RIM instruction). 2 only if CK0=1 and CK1=0 10.2.6 Register description TImer Control Status Register (ATCSR) Reset Value: 0000 0000 (00h) Bits 7:5 = Reserved, must be kept cleared. Bits 4:3 = CK[1:0] Counter Clock Selection. These bits are set and cleared by software and cleared by hardware after a reset. They select the clock frequency of the counter. Table 25. Counter clock selection Mode Description Slow The input frequency is divided by 32 Wait No effect on AT timer Active-Halt AT timer halted except if CK0=1, CK1=0 and OVFIE=1 Halt AT timer halted Interrupt Event 1) Event Flag Enable Control Bit Exit from Wait Exit from Halt Exit from Active-Halt Overflow Event OVF OVFIE Yes No Yes2) CMP Event CMPFx CMPIE Yes No No 7 0 00 0 CK1 CK0 OVF OVFIE CMPIE Read/Write Counter Clock Selection CK1 CK0 OFF 0 0 fLTIMER (1 ms timebase @ 8 MHz) 0 1 fCPU 10 Reserved 1 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |