数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7FOXU0 数据表(PDF) 65 Page - STMicroelectronics

部件名 ST7FOXU0
功能描述  1 additional output line
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7FOXU0 数据表(HTML) 65 Page - STMicroelectronics

Back Button ST7FOXU0 Datasheet HTML 61Page - STMicroelectronics ST7FOXU0 Datasheet HTML 62Page - STMicroelectronics ST7FOXU0 Datasheet HTML 63Page - STMicroelectronics ST7FOXU0 Datasheet HTML 64Page - STMicroelectronics ST7FOXU0 Datasheet HTML 65Page - STMicroelectronics ST7FOXU0 Datasheet HTML 66Page - STMicroelectronics ST7FOXU0 Datasheet HTML 67Page - STMicroelectronics ST7FOXU0 Datasheet HTML 68Page - STMicroelectronics ST7FOXU0 Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 123 page
background image
ST7FOXU0
On-chip peripherals
65/123
Figure 29.
Lite timer block diagram
10.1.3
Functional description
The value of the 13-bit counter cannot be read or written by software. After an MCU reset, it
starts incrementing from 0 at a frequency of fOSC. A counter overflow event occurs when the
counter rolls over from 1F3Fh to 00h. If fOSC = 8 MHz, then the time period between two
counter overflow events is 1 ms. This period can be doubled by setting the TB bit in the
LTCSR register.
When the timer overflows, the TBF bit is set by hardware and an interrupt request is
generated if the TBIE is set. The TBF bit is cleared by software reading the LTCSR register.
10.1.4
Watchdog
The watchdog is enabled using the WDGE bit. The normal Watchdog timeout is 2 ms
(@ fosc = 8 MHz), after which it then generates a reset.
To prevent this watchdog reset occurring, software must set the WDGD bit. The WDGD bit is
cleared by hardware after tWDG. This means that software must write to the WDGD bit at
regular intervals to prevent a watchdog reset occurring. Refer to Figure 30.
If the watchdog is not enabled immediately after reset, the first watchdog timeout will be
shorter than 2 ms, because this period is counted starting from reset. Moreover, if a 2 ms
period has already elapsed after the last MCU reset, the watchdog reset will take place as
soon as the WDGE bit is set. For these reasons, it is recommended to enable the Watchdog
immediately after reset.
A Watchdog reset can be forced at any time by setting the WDGRF bit. To generate a forced
watchdog reset, first watchdog has to be activated by setting the WDGE bit and then the
WDGRF bit has to be set.
LTCSR
WATCHDOG
13-bit UPCOUNTER
/2
8-bit
fLTIMER
fWDG
8 MSB
LTIC
fOSC
WDGD
WDGE
WDG
TBF
TBIE
TB
ICF
ICIE
WATCHDOG RESET
LTTB INTERRUPT REQUEST
LTIC INTERRUPT REQUEST
LTICR
INPUT CAPTURE
REGISTER
1
0
1 or 2 ms
Timebase
(@ 8 MHz
fOSC)
To 12-bit AT TImer
fLTIMER
RF
0
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com