数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F769AI 数据表(PDF) 155 Page - STMicroelectronics

部件名 STM32F769AI
功能描述  Dual mode Quad-SPI
PDF  255 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F769AI 数据表(HTML) 155 Page - STMicroelectronics

Back Button STM32F769AI Datasheet HTML 151Page - STMicroelectronics STM32F769AI Datasheet HTML 152Page - STMicroelectronics STM32F769AI Datasheet HTML 153Page - STMicroelectronics STM32F769AI Datasheet HTML 154Page - STMicroelectronics STM32F769AI Datasheet HTML 155Page - STMicroelectronics STM32F769AI Datasheet HTML 156Page - STMicroelectronics STM32F769AI Datasheet HTML 157Page - STMicroelectronics STM32F769AI Datasheet HTML 158Page - STMicroelectronics STM32F769AI Datasheet HTML 159Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 155 / 255 page
background image
DocID029041 Rev 4
155/255
STM32F765xx STM32F767xx STM32F768Ax STM32F769xx
Electrical characteristics
224
5.3.15
MIPI D-PHY regulator characteristics
The parameters given in Table 54 are derived from tests performed under temperature and
VDD supply voltage conditions summarized in Table 17.
IDD(PLL) PLL power consumption on VDD12
fVCO_OUT = 500 MHz
-
0.55
0.70
mA
fVCO_OUT = 600 MHz
-
0.65
0.80
fVCO_OUT = 1000 MHz
-
0.95
1.20
1. Based on test during characterization.
Table 53. DSI-PLL characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 54. DSI regulator characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDD12DSI 1.2 V internal voltage on VDD12DSI
-
1.15
1.20
1.30
V
CEXT
External capacitor on VCAPDSI
-
1.1
2.2
3.3
μF
ESR
External Serial Resistor
-
0
25
600
IDDDSIREG Regulator power consumption
-
100
120
125
μA
IDDDSI
DSI system (regulator, PLL and
D-PHY) current consumption on VDDDSI
Ultra Low Power Mode
(Reg. ON + PLL OFF)
-
290
600
μA
Stop State
(Reg. ON + PLL OFF)
-
290
600
IDDDSILP
DSI system current consumption on
VDDDSI in LP mode communication(2)
10 MHz escape clock
(Reg. ON + PLL OFF)
-
4.3
5.0
mA
20 MHz escape clock
(Reg. ON + PLL OFF)
-
4.3
5.0
IDDDSIHS
DSI system (regulator, PLL and
D-PHY) current consumption on VDDDSI
in HS mode communication(3)
300 Mbps - 1 data lane
(Reg. ON + PLL ON)
-
8.0
8.8
mA
300 Mbps - 2data lane
(Reg. ON + PLL ON)
-
11.4
12.5
500 Mbps - 1 data lane
(Reg. ON + PLL ON)
-
13.5
14.7
500 Mbps - 2data lane
(Reg. ON + PLL ON)
-
18.0
19.6
DSI system (regulator, PLL and
D-PHY) current consumption on VDDDSI
in HS mode with CLK like payload
500 Mbps - 2data lane
(Reg. ON + PLL ON)
-
21.4
23.3
tWAKEUP Startup delay
CEXT = 2.2 μF-
110
-
μs
CEXT = 3.3 μF
-
-
160
IINRUSH
Inrush current on VDDDSI
External capacitor load at start
-
60
200
mA
1. Based on test during characterization.
2. Values based on an average traffic in LP Command Mode.
3. Values based on an average traffic (3/4 HS traffic & 1/4 LP) in Video Mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com