| 数据搜索系统,热门电子元器件搜索 |
|
STM32F769AI 数据表(PDF) 195 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F769AI 数据表(HTML) 195 Page - STMicroelectronics |
|
195 / 255 page ![]() DocID029041 Rev 4 195/255 STM32F765xx STM32F767xx STM32F768Ax STM32F769xx Electrical characteristics 224 The MDIO controller is mapped on APB2 domain. The frequency of the APB bus should at least 1.5 times the MDC frequency: FPCLK2 ≥ 1.5 * FMDC Figure 60. MDIO Slave timing diagram CAN (controller area network) interface Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CANx_TX and CANx_RX). 5.3.30 FMC characteristics Unless otherwise specified, the parameters given in Table 100 to Table 113 for the FMC interface are derived from tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage conditions summarized in Table 17, with the following configuration: • Output speed is set to OSPEEDRy[1:0] = 11 • Measurement points are done at CMOS levels: 0.5VDD 1. Guaranteed by characterization results. Table 99. MDIO Slave timing parameters Symbol Parameter Min Typ Max Unit FsDC Management Data clock - - 40 MHz td(MDIO) Management Data input/output output valid time 78 20 ns tsu(MDIO) Management Data input/output setup time 4- - th(MDIO) Management Data input/output hold time 1- - |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |