| 数据搜索系统,热门电子元器件搜索 |
|
TAS3001CPWR 数据表(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS3001CPWR 数据表(HTML) 7 Page - Texas Instruments |
|
7 / 56 page ![]() 1−1 1 Introduction 1.1 Description The TAS3001 is a high-quality, fixed-function, 32-bit digital audio processor. This device contains a number of built-in processing functions including mixing/scaling of two digital inputs, bass and treble controls, six cascaded stereo high-precision, limit-cycle-free, second-order IIR filters, soft volume, and soft mute. These functions can be controlled by specifying the desired operating parameters using the I2C interface. The TAS3001 architecture preserves high-quality audio by using a 32-bit data path, 24 × 32-bit multiplies, and up to 56 bits of precision for some internal calculations. By using 24-bit filter coefficients, the TAS3001 can implement practically any second-order IIR filter with outstanding fidelity. 1.2 Overview The TAS3001 is a 32-bit audio signal processor that provides mixing of two digital inputs and digital parametric equalization. In addition, this device provides high-quality, soft digital volume, bass, and treble controls. All control parameters are uploaded through the I2C port from an outside MCU. The TAS3001 has four audio processing blocks as shown in Figure 1−1. • Two digital stereo audio inputs that can be scaled and mixed prior to processing. • Parametric EQ that consists of six cascaded independent second-order IIR filters for each of the left and right independent channels. Each filter has five 24-bit coefficients that can be configured into many different filter functions, such as band-pass, high-pass, low-pass, shelves, notch, all-pass, high-/low-pass with shelf, etc. • Digital bass and treble controls • Digital soft volume and mute The TAS3001 device uses a system clock that is generated by the internal phase-locked loop (PLL). An external master clock (MCLK) of 256 times the sampling frequency provides the reference clock for the PLL. The TAS3001 device supports several serial data formats (I2S, left justified, right justified) with data word lengths of 16, 18, or 20. The sampling frequencies (fs) that are supported include 32 kHz, 44.1 kHz, 48 kHz and 96 kHz. 1.3 Features 1.3.1 Stereo Digital Audio Processing • Supports nine serial data formats. Receive and transmit serial data formats may be different. • Programmable two-input digital mixer • Programmable six-band digital parametric EQ • Programmable digital bass and treble controls • Programmable digital volume control with soft mute • 108-dB dynamic range • Sample rates from 32 kHz to 96 kHz 1.3.2 Interfaces • Two serial digital input channels • Single serial digital output channel • Serial I2C control channel |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |