TAS3001CPWR datasheet(16/56 Pages) TI

16 / 56 page

2−2

2.1.1

I2S Serial Format

The following are characteristics of this protocol:

•

LRCLK is the left/right clock. The left channel is transmitted when LRCLK is low. The right channel is

transmitted when LRCLK is high.

•

SDIN is sampled with the rising edge of SCLK.

•

SDOUT is transmitted on the falling edge of SCLK.

•

LRCK must have a 50% duty cycle.

MSB

SDIN

SCLK

MSB

LSB

MSB

LSB

Left Channel

Right Channel

SDOUT

LRCLK = fs

Figure 2−1. I2S-Compatible Serial Format

2.1.1.1 I2S Signal Timing

PARAMETER

MIN

TYP

MAX

UNIT

tc(SCLK)

SCLK frequency

6.144

MHz

td(SLR)

SCLK rising to LRCLK edge

td(SDOUT)

SDOUT valid from SCLK falling (see Note 1)

1/(256

× fs) +10

tsu(SDIN)

SDIN setup before SCLK rising edge

th(SDIN)

SDIN hold after SCLK rising edge

100

LRCLK

44.1/48

kHz

Duty cycle

50%

NOTE 1: Maximum of 50-pF external load on SDOUT.

TAS3001CPWR 数据表(PDF) 16 Page - Texas Instruments

TAS3001CPWR 数据表(HTML) 16 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载