数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADAU1761BCPZ-R7 数据表(PDF) 29 Page - Analog Devices

部件名 ADAU1761BCPZ-R7
功能描述  24-Bit Audio Codec with Integrated PLL
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAU1761BCPZ-R7 数据表(HTML) 29 Page - Analog Devices

Back Button ADAU1761BCPZ-R7 Datasheet HTML 25Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 26Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 27Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 28Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 29Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 30Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 31Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 32Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 93 page
background image
ADAU1761
Rev. C | Page 28 of 92
Bits
Bit Name
Description
[10:9]
X[1:0]
PLL input clock divider
00: X = 1 (default)
01: X = 2
10: X = 3
11: X = 4
8
Type
PLL operation mode
0: Integer (default)
1: Fractional
1
Lock
PLL lock (read-only bit)
0: PLL unlocked (default)
1: PLL locked
0
PLLEN
PLL enable
0: PLL disabled (default)
1: PLL enabled
Table 16. Fractional PLL Parameter Settings for fS = 44.1 kHz (PLL Output = 45.1584 MHz = 1024 × fS)
MCLK Input (MHz)
Input Divider (X)
Integer (R)
Denominator (M)
Numerator (N)
R2: PLL Control Setting (Hex)
8
1
5
625
403
0x0271 0193 2901
12
1
3
625
477
0x0271 01DD 1901
13
1
3
8125
3849
0x1FBD 0F09 1901
14.4
2
6
125
34
0x007D 0022 3301
19.2
2
4
125
88
0x007D 0058 2301
19.68
2
4
1025
604
0x0401 025C 2301
19.8
2
4
1375
772
0x055F 0304 2301
24
2
3
625
477
0x0271 01DD 1B01
26
2
3
8125
3849
0x1FBD 0F09 1B01
27
2
3
1875
647
0x0753 0287 1B01
Table 17. Fractional PLL Parameter Settings for fS = 48 kHz (PLL Output = 49.152 MHz = 1024 × fS)
MCLK Input (MHz)
Input Divider (X)
Integer (R)
Denominator (M)
Numerator (N)
R2: PLL Control Setting (Hex)
8
1
6
125
18
0x007D 0012 3101
12
1
4
125
12
0x007D 000C 2101
13
1
3
1625
1269
0x0659 04F5 1901
14.4
2
6
75
62
0x004B 003E 3301
19.2
2
5
25
3
0x0019 0003 2B01
19.68
2
4
205
204
0x00CD 00CC 2301
19.8
2
4
825
796
0x0339 031C 2301
24
2
4
125
12
0x007D 000C 2301
26
2
3
1625
1269
0x0659 04F5 1B01
27
2
3
1125
721
0x0465 02D1 1B01
Table 18. Integer PLL Parameter Settings for fS = 48 kHz (PLL Output = 49.152 MHz = 1024 × fS)
MCLK Input (MHz)
Input Divider (X)
Integer (R)
Denominator (M)
Numerator (N)
R2: PLL Control Setting (Hex)1
12.288
1
4
Don’t care
Don’t care
0xXXXX XXXX 2001
24.576
1
2
Don’t care
Don’t care
0xXXXX XXXX 1001
1 X = don’t care.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com