| 数据搜索系统,热门电子元器件搜索 |
|
ADAU1761BCPZ-R7 数据表(PDF) 65 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1761BCPZ-R7 数据表(HTML) 65 Page - Analog Devices |
|
65 / 93 page ![]() ADAU1761 Rev. C | Page 64 of 92 R16: Serial Port Control 1, 16,406 (0x4016) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 BPF[2:0] ADTDM DATDM MSBP LRDEL[1:0] Table 50. Serial Port Control 1 Register Bits Bit Name Description [7:5] BPF[2:0] Number of bit clock cycles per LRCLK audio frame. Setting Bit Clock Cycles 000 64 (default) 001 Reserved 010 48 011 128 100 256 101 Reserved 110 Reserved 111 Reserved 4 ADTDM ADC serial audio data channel position in TDM mode. 0 = left first (default). 1 = right first. 3 DATDM DAC serial audio data channel position in TDM mode. 0 = left first (default). 1 = right first. 2 MSBP MSB position in the LRCLK frame. 0 = MSB first (default). 1 = LSB first. [1:0] LRDEL[1:0] Data delay from LRCLK edge (in BCLK units). Setting Delay (Bit Clock Cycles) 00 1 (default) 01 0 10 8 11 16 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |