ADAV801ASTZ datasheet(33/61 Pages) AD

33 / 61 page

ADAV801

Rev. A | Page 32 of 60

Playback Port Control—Address 0000100 (0x04)

Table 21. Playback Port Control Register Bit Map

Reserved

CLKSRC1

CLKSRC0

SPMODE2

SPMODE1

SPMODE0

Table 22. Playback Port Control Register Bit Descriptions

Bit Name

Description

CLKSRC[1:0]

Selects the clock source for generating the ILRCLK and IBCLK.

00 = Input port is a slave.

01 = Recovered PLL clock.

10 = Internal Clock 1.

11 = Internal Clock 2.

SPMODE[2:0]

Selects the serial format of the playback port.

000 = Left-justified.

001 = I2S.

100 = 24-bit, right-justified.

101 = 20-bit, right-justified.

110 = 18-bit, right-justified.

111 = 16-bit, right-justified.

Auxiliary Input Port—Address 0000101 (0x05)

Table 23. Auxiliary Input Port Register Bit Map

Reserved

CLKSRC1

CLKSRC0

SPMODE2

SPMODE1

SPMODE0

Table 24. Auxiliary Input Port Register Bit Descriptions

Bit Name

Description

CLKSRC[1:0]

Selects the clock source for generating the IAUXLRCLK and IAUXBCLK.

00 = Input port is a slave.

01 = Recovered PLL cock.

10 = Internal Clock 1.

11 = Internal Clock 2.

SPMODE[2:0]

Selects the serial format of auxiliary input port.

000 = Left-justified.

001 = I2S.

100 = 24-bit, right-justified.

101 = 20-bit, right-justified.

110 = 18-bit, right-justified.

111 = 16-bit, right-justified.

ADAV801ASTZ 数据表(PDF) 33 Page - Analog Devices

ADAV801ASTZ 数据表(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载