ATPL230A datasheet(55/122 Pages) ATMEL

55 / 122 page

ATPL230A [DATASHEET]

Atmel-43053J-ATPL230A-Datasheet_22-Sep-16

9.1.4

Analog Front End control

9.1.4.1 Gain control

This block implements an Automatic Gain Control (AGC) which attenuates the PLC input signal via activating some

outputs of the ATPL230A, so there is no saturation and therefore no distortion in the OFDM signal.

There are 6 outputs of the ATPL230A controlled by this peripheral. AGC0, AGC1, AGC2, AGC3, AGC4 and AGC5.

Please see reference design for further information and recommended external circuitry values.

9.1.4.2 TxRx control

This block modifies the configuration of the external Analog Front End by means of TXRX outputs. There are two

TXRX outputs, one for each TXDRV. These digital outputs are used to modify external filter conditions between trans-

mission and reception. To allow different external circuitry topologies, the polarity of both signals can be inverted by

hardware (see “TXRX Polarity Selector Register” ).

Figure 9-4.

TxRx control block diagram

See reference design for further information about TxRx control.

9.1.5

Carrier Detection

Looking for an easy detection of incoming messages, the PRIME specification defines a carrier detection algorithm

that shall be based on preamble detection and header recognition. ATPL230A implements by hardware a set of

detection techniques to control access to medium, thus improving frame synchronization in reception and decreasing

collision ratio in transmission.

9.2

PHY parameters

A complete description of the PRIME PHY Layer can be found in PRIME specification. Please refer to the PRIME

specification provided by the PRIME Alliance in www.prime-alliance.org

PRIME specifies a complete set of primitives to manage the PHY Layer, and the PHY-SAP (PHY Service Access

Point) from MAC layer. Doc43048 “Atmel PRIME Implementation” integrates all these functions, making them trans-

parent to the final user and simplifying the management.

ATPL230A

Analog

Front - End

Control

Gain

Control

Emiter

Control

TxRx Control

AGC [0:5]

EMIT [0:5]

EMIT [6:11]

TXRX0

TXRX1

External

Analog

Front - End

ATPL230A 数据表(PDF) 55 Page - ATMEL Corporation

ATPL230A 数据表(HTML) 55 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ATPL230A 数据表(PDF) 55 Page - ATMEL Corporation

ATPL230A 数据表(HTML) 55 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载