数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ATPL230A 数据表(PDF) 56 Page - ATMEL Corporation

部件名 ATPL230A
功能描述  ATPL Series Power Line Communications Device
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATPL230A 数据表(HTML) 56 Page - ATMEL Corporation

Back Button ATPL230A Datasheet HTML 52Page - ATMEL Corporation ATPL230A Datasheet HTML 53Page - ATMEL Corporation ATPL230A Datasheet HTML 54Page - ATMEL Corporation ATPL230A Datasheet HTML 55Page - ATMEL Corporation ATPL230A Datasheet HTML 56Page - ATMEL Corporation ATPL230A Datasheet HTML 57Page - ATMEL Corporation ATPL230A Datasheet HTML 58Page - ATMEL Corporation ATPL230A Datasheet HTML 59Page - ATMEL Corporation ATPL230A Datasheet HTML 60Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 122 page
background image
ATPL230A [DATASHEET]
Atmel-43053J-ATPL230A-Datasheet_22-Sep-16
56
9.3
PHY Layer Registers
9.3.1
PHY Configuration Registers
9.3.1.1 PHY Layer Special Function Register
Name:
PHY_SFR
Address:
0xFE2A
Access:
Read/Write
Reset:
0x87
• BCH_ERR: Busy Channel Error Flag
This bit is cleared to ‘0’ by hardware to indicate the presence of an OFDM signal at the transmission instant.
Otherwise, this field value is ‘1’.
This bit is used for returning a result of “Busy Channel” in the PHY_DATA confirm primitive (see PRIME
specification).
• CD: Carrier Detect bit
This bit is set to ‘1’ by hardware when an OFDM signal is detected, and it is active during the whole recep-
tion.
This bit is used in channel access (CSMA-CA algorithm) for performing channel-sensing.
• UMD: Unsupported Modulation Scheme flag
This flag is set to ‘1’ by hardware every time a header with correct CRC is received, but the PROTOCOL field
in this header indicates a modulation scheme not supported by the system.
• INT_PHY: Physical Layer interruption
This bit is internally connected to the EINT pin.
It is Low level active and it is set to '0' by the PHY layer to trigger an interrupt in the external host.
In reception, every time a PLC message is received, the PHY layer generates two interrupts. One of
them when the physical header is correctly received (two first symbols), and the other one when the
message is completely received.
In transmission, an interrupt will be generated every time a complete message has been sent.
The signal is cleared by writing '1' in the bit PHY_SFR(0).
76543210
BCH_ERR
CD
UMD
-
-
-
-
INT_PHY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com