数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

NCV7728DPAR2G 数据表(PDF) 21 Page - ON Semiconductor

部件名 NCV7728DPAR2G
功能描述  Hex Half-Bridge Driver
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

NCV7728DPAR2G 数据表(HTML) 21 Page - ON Semiconductor

Back Button NCV7728DPAR2G Datasheet HTML 17Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 18Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 19Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 20Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 21Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 22Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 23Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 24Page - ON Semiconductor NCV7728DPAR2G Datasheet HTML 25Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 27 page
background image
NCV7728
www.onsemi.com
21
Over Voltage Shutdown
Over voltage shutdown circuitry monitors the voltage on
the VS1 and VS2 pins, which permits a 40 V maximum.
When the Over−voltage Threshold level has been breached
on the VS1or VS2 supply input, the output bit 14 (PSF) will
be set. Additionally, if the input bit 0 (OVLO) is asserted, all
outputs will turn off. During an Over Voltage Lockout
condition the turn on/off status is maintained in the logic
circuitry.
When
proper
input
voltage
levels
are
re−established, the programmed outputs will turn back on.
Over−voltage shutdown can be disabled by using the SPI
input bit 0 (OVLO = 0) to run through a load dump situation.
It is highly recommended to operate the part with OVLO bit
asserted to ensure that the drivers remain off during a load
dump scenario.
The table below describes the driver status when
enabling/disabling the over voltage lock out feature during
normal and overvoltage situations.
Table 3. OVER−VOLTAGE LOCK OUT (OVLO)
OVLO Input
Bit
VSx OVLO
Condition
Output Data Bit 14 Power Supply Fail (PSF) Status
OUTx Status
0
0
‘0’
Not in Overvoltage Outputs Unchanged
0
1
‘1’
(Clears when VSx within Operating Range)
In Overvoltage
³ Outputs Unchanged
1
0
‘0’
Not in Overvoltage Outputs Unchanged
1
1
‘1’
(Clears when VSx within Operating Range)
All Outputs Off (Remain off until VSx is out
of OVLO)
Over−voltage timing diagram is provided in Figure 22.
Figure 22. Over−Voltage Timing Diagram
?
?
OUTx
ON
PSF
ALL
Z
VSx
VSOV
PSF
No
Fault
No
Fault
t
SI
Status
Output
State
SO
OUTx ON
OVLO=0
X
OUTx
ON
No
Fault
No
Fault
OUTx
ON
OUTx ON
OVLO=1
No
Fault
VSOV
PSF
PSF
OUTx
ON
OUTx
ON
No
Fault
OUTx
OFF
No
Fault
OUTx Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com