MMA8652FC datasheet(53/65 Pages) NXP

53 / 65 page

MMA8652FC

Sensors

Freescale Semiconductor, Inc.

DR[2:0] bits select the Output Data Rate (ODR) for acceleration samples in WAKE mode. The default value is 000 for a data rate

of 800 Hz.

The ACTIVE bit selects between STANDBY mode and ACTIVE mode.

•

The F_Read bit selects between normal and Fast Read mode.

When selected, the auto-increment counter will skip over the LSB data bytes.

Data read from the FIFO will skip over the LSB data, reducing the acquisition time.

•

Note that F_READ can only be changed when FMODE = 00.

•

The F_READ bit applies for both the output registers and the FIFO.

Table 95. SLEEP mode rates

ASLP_RATE1

ASLP_RATE0

Frequency (Hz)

Notes

When the device is in Auto-SLEEP mode, the system ODR and the

data rate for all the system functional blocks are overridden by the data

rate set by the ASLP_RATE field.

12.5

6.25

1.56

Table 96. System output data-rate selection

DR2

DR1

DR0

ODR

(Hz)

Period

(ms)

Notes

800

1.25

default

400

2.5

200

100

12.5

6.25

160

1.56

640

Table 97. Full-Scale selection using ACTIVE bit

Active bit

Mode

STANDBY (default)

1ACTIVE

MMA8652FC 数据表(PDF) 53 Page - NXP Semiconductors

MMA8652FC 数据表(HTML) 53 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载