数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MMA8652FC 数据表(PDF) 10 Page - NXP Semiconductors

部件名 MMA8652FC
功能描述  MMA8652FC, 3-Axis, 12-bit, Digital Accelerometer
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MMA8652FC 数据表(HTML) 10 Page - NXP Semiconductors

Back Button MMA8652FC Datasheet HTML 6Page - NXP Semiconductors MMA8652FC Datasheet HTML 7Page - NXP Semiconductors MMA8652FC Datasheet HTML 8Page - NXP Semiconductors MMA8652FC Datasheet HTML 9Page - NXP Semiconductors MMA8652FC Datasheet HTML 10Page - NXP Semiconductors MMA8652FC Datasheet HTML 11Page - NXP Semiconductors MMA8652FC Datasheet HTML 12Page - NXP Semiconductors MMA8652FC Datasheet HTML 13Page - NXP Semiconductors MMA8652FC Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 65 page
background image
MMA8652FC
Sensors
10
Freescale Semiconductor, Inc.
2.4
I2C interface characteristic
Figure 4. I2C slave timing diagram
Table 6. I2C slave timing values (1)
1. All values referred to VIH(min) (0.3 VDD) and VIL(max) (0.7 VDD) levels.
Parameter
Symbol
I2C Fast Mode
Unit
Min
Max
SCL clock frequency
fSCL
0
400
kHz
Bus-free time between STOP and START condition
tBUF
1.3
μs
(Repeated) START hold time
tHD;STA
0.6
μs
Repeated START setup time
tSU;STA
0.6
μs
STOP condition setup time
tSU;STO
0.6
μs
SDA data hold time
tHD;DAT
0.05
0.9 (2)
2. This device does not stretch the LOW period (tLOW) of the SCL signal.
μs
SDA setup time
tSU;DAT
100
ns
SCL clock low time
tLOW
1.3
μs
SCL clock high time
tHIGH
0.6
μs
SDA and SCL rise time
tr
20 + 0.1 Cb
(3)
3. Cb = total capacitance of one bus line in pF.
300
ns
SDA and SCL fall time
tf
20 + 0.1 Cb
(3)
300
ns
SDA valid time (4)
4. tVD;DAT = time for data signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).
tVD;DAT
0.9 (2)
μs
SDA valid acknowledge time (5)
5. tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).
tVD;ACK
0.9 (2)
μs
Pulse width of spikes on SDA and SCL that must be suppressed by
internal input filter
tSP
050
ns
Capacitive load for each bus line
Cb
400
pF
VIL = 0.3 VDD
VIH = 0.7 VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com