数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L552CET6PTR 数据表(PDF) 20 Page - STMicroelectronics

部件名 STM32L552CET6PTR
功能描述  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU, 165 DMIPS, up to 512 KB Flash memory, 256 KB SRAM, SMPS
PDF  340 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L552CET6PTR 数据表(HTML) 20 Page - STMicroelectronics

Back Button STM32L552CET6PTR Datasheet HTML 16Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 17Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 18Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 19Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 20Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 21Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 22Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 23Page - STMicroelectronics STM32L552CET6PTR Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 340 page
background image
Functional overview
STM32L552xx
20/340
DS12737 Rev 6
3
Functional overview
3.1
Arm® Cortex®-M33 core with TrustZone® and FPU
The Cortex®-M33 with TrustZone and FPU is a highly energy efficient processor designed
for microcontrollers and deeply embedded applications, especially those requiring efficient
security.
The Cortex®-M33 processor delivers a high computational performance with low-power
consumption and an advanced response to interrupts. it features:
Arm® TrustZone® technology, using the Armv8-M main extension supporting secure
and non-secure states
Memory protection units (MPUs), 8 regions for secure and 8 regions for non secure
Configurable secure attribute unit (SAU) supporting up to 8 memory regions
Floating-point arithmetic functionality with support for single precision arithmetic
The processor supports a set of DSP instructions that allows an efficient signal processing
and a complex algorithm execution.
The Cortex®-M33 processor supports the following bus interfaces:
System AHB bus:
The System AHB (S-AHB) bus interface is used for any instruction fetch and data
access to the memory-mapped SRAM, peripheral, external RAM and external device,
or Vendor_SYS regions of the Armv8-M memory map.
Code AHB bus
The Code AHB (C-AHB) bus interface is used for any instruction fetch and data access
to the code region of the Armv8-M memory map.
Figure 1 shows the general block diagram of the STM32L552xx family devices.
3.2
Art Accelerator – instruction cache (ICACHE)
The instruction cache (ICACHE) is introduced on C-AHB code bus of Cortex®-M33
processor to improve performance when fetching instruction (or data) from both internal and
external memories.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com