数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF6750ACPZ-R7 数据表(PDF) 31 Page - Analog Devices

部件名 ADRF6750ACPZ-R7
功能描述  950 MHz to 1575 MHz Quadrature Modulator with Integrated Fractional-N PLL and VCO
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF6750ACPZ-R7 数据表(HTML) 31 Page - Analog Devices

Back Button ADRF6750ACPZ-R7 Datasheet HTML 27Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 28Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 29Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 30Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 31Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 32Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 33Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 34Page - Analog Devices ADRF6750ACPZ-R7 Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 40 page
background image
ADRF6750
Rev. A | Page 31 of
40
SUGGESTED POWER-UP SEQUENCE
INITIAL REGISTER WRITE SEQUENCE
After applying power to the part, perform the initial register write
sequence that follows. Note that Register CR33, Register CR32,
and Register CR31 are read-only registers. Also note that all writ-
able registers should be written to on power-up. Refer to the
Register Map section for more details on all registers.
1.
Write Register CR30: 0x00. Set attenuator to 0 dB gain.
2.
Write Register CR29: 0x00. Modulator is powered down.
The modulator is powered down by default to ensure that
no spurious signals can occur on the RF output when the
PLL is carrying out its first acquisition. The modulator
should be powered up only when the PLL is locked.
3.
Write Register CR28: 0x01. Power up the internal VCO.
Write 0x21 if using an external VCO.
4.
Write Register CR27: 0x00. Power down the LO monitor
and select the internal VCO. Write 0x08 to select an
external VCO.
5.
Write Register CR26: 0x00. Reserved register.
6.
Write Register CR25: 0x32. Reserved register.
7.
Write Register CR24: 0x18. Enable autocalibration.
8.
Write Register CR23: 0x70. Enable lock detector and
choose the recommended lock detect timing.
9.
Write Register CR22: 0x00. Reserved register.
10. Write Register CR21: 0x00. Reserved register.
11. Write Register CR20: 0x00. Reserved register.
12. Write Register CR19: 0x00. Reserved register.
13. Write Register CR18: 0x00. Reserved register.
14. Write Register CR17: 0x00. Reserved register.
15. Write Register CR16: 0x00. Reserved register.
16. Write Register CR15: 0x00. Reserved register.
17. Write Register CR14: 0x1B. The attenuator is always
enabled, even when TXDIS is asserted.
18. Write Register CR13: 0x18. Reserved register.
19. Write Register CR12: 0x08. PLL powered up.
20. Write Register CR11: 0x00. Reserved register.
21. Write Register CR10: 0x21. The reference frequency doubler
is enabled, and the 5-bit divider and R/2 divider are bypassed.
22. Write Register CR9: 0x70. With the recommended loop
filter component values and RSET = 4.7 kΩ, as shown in
Figure 71, the charge pump current is set to 2.5 mA for
a loop bandwidth of 50 kHz.
23. Write Register CR8: 0x00. Reserved register.
24. Write Register CR7: 0x0X. Set according to Equation 1 in
the Theory of Operation section. Also sets the MUXOUT
pin to tristate.
25. Write Register CR6: 0xXX. Set according to Equation 1 in
the Theory of Operation section.
26. Write Register CR5: 0x00. Disable the 5-bit reference divider.
27. Write Register CR4: 0x01. Reserved register.
28. Write Register CR3: 0x0X. Set according to Equation 1 in
the Theory of Operation section.
29. Write Register CR2: 0xXX. Set according to Equation 1 in
the Theory of Operation section.
30. Write Register CR1: 0xXX. Set according to Equation 1 in
the Theory of Operation section.
31. Write Register CR0: 0xXX. Set according to Equation 1 in
the Theory of Operation section. Register CR0 must be the
last register written for all the double-buffered bit writes to
take effect.
32. Monitor the LDET output or wait 170 μs to ensure that the
PLL is locked.
33. Write Register CR29: 0x01. Power up modulator. The write
to Register CR29 does not need to be followed by a write to
Register CR0 because this register is not double-buffered.
Example—Changing the LO Frequency
Following is an example of how to change the LO frequency
after the initialization sequence. Using an example in which
the PLL is locked to 1200 MHz, the following conditions apply:
fPFD = 20 MHz (assumed)
Divide ratio N = 60, so INT = 60 decimal and FRAC = 0
The INT registers contain the following values:
Register CR7 = 0x00 and Register CR6 = 0x3C
The FRAC registers contain the following values:
Register CR3 = 0x00, Register CR2 = 0x00,
Register CR1 = 0x00, and Register CR0 = 0x00
To change the LO frequency to 1230 MHz, the divide ratio N
must be set to 61.5. Therefore, INT must be set to 61 decimal
and FRAC must be set to 16777216 by writing to the following
registers:
1.
Set the INT registers as follows:
Register CR7 = 0x00, Register CR6 = 0x3D
2.
Set the FRAC registers as follows:
Register CR3 = 0x01, Register CR2 = 0x00,
Register CR1 = 0x00, Register CR0 = 0x00
Note that Register CR0 should be the last write in this sequence.
Writing to Register CR0 causes all double-buffered registers to
be updated, including the INT and FRAC registers, and starts a
new PLL acquisition.
If the cumulative frequency step is 100 kHz or less, the user can
turn off autocalibration. This process involves an additional
write of 0x19 to Register CR24, resulting in a smoother
frequency step and shorter acquisition time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com