数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58EEX 数据表(PDF) 97 Page - STMicroelectronics

部件名 SPC58EEX
功能描述  32-bit Power Architecture microcontroller for automotive ASIL-D applications
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58EEX 数据表(HTML) 97 Page - STMicroelectronics

Back Button SPC58EEX Datasheet HTML 93Page - STMicroelectronics SPC58EEX Datasheet HTML 94Page - STMicroelectronics SPC58EEX Datasheet HTML 95Page - STMicroelectronics SPC58EEX Datasheet HTML 96Page - STMicroelectronics SPC58EEX Datasheet HTML 97Page - STMicroelectronics SPC58EEX Datasheet HTML 98Page - STMicroelectronics SPC58EEX Datasheet HTML 99Page - STMicroelectronics SPC58EEX Datasheet HTML 100Page - STMicroelectronics SPC58EEX Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 154 page
background image
DS11646 Rev 4
97/154
SPC58EEx, SPC58NEx
Electrical characteristics
128
3.18.1.3
Aurora LVDS interface timing
3.18.1.4
Aurora debug port timing
Table 51. Aurora LVDS interface timing specifications
Symbol
C
Parameter
Value
Unit
Min
Typ
Max
Data Rate
SR
T
Data rate
1250
Mbps
STARTUP
tSTRT_BIAS
CC
T
Bias startup time(1)
——
5
µs
tSTRT_TX
CC
T
Transmitter startup time(2)
——
5
µs
tSTRT_RX
CC
T
Receiver startup time(3)
——
4
µs
1. Startup time is defined as the time taken by LVDS current reference block for settling bias current after its pwr_down (power
down) has been deasserted. LVDS functionality is guaranteed only after the startup time.
2. Startup time is defined as the time taken by LVDS transmitter for settling after its pwr_down (power down) has been
deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is
guaranteed only after the startup time.
3. Startup time is defined as the time taken by LVDS receiver for settling after its pwr_down (power down) has been
deasserted. Here it is assumed that current reference is already stable (see Bias start-up time). LVDS functionality is
guaranteed only after the startup time.
Table 52. Aurora debug port timing
#
Symbol
C
Characteristic
Value
Unit
Min
Max
1tREFCLK
CC
T Reference clock frequency
625
1250
MHz
1a
tMCYC
CC
T Reference clock rise/fall time
400
ps
2tRCDC
CC
D Reference clock duty cycle
45
55
%
3JRC
CC
D Reference clock jitter
40
ps
4tSTABILITY
CC
D Reference clock stability
50
PPM
5
BER
CC
D Bit error rate
10–12
6JD
SR
D Transmit lane deterministic jitter
0.17
OUI
7JT
SR
D Transmit lane total jitter
0.35
OUI
8SO
CC
T Differential output skew
20
ps
9SMO
CC
T Lane to lane output skew
1000
ps
10
OUI
CC
D
Aurora lane unit interval(1)
625 Mbps
1600
1600
ps
D
1.25 Gbps
800
800
1. ± +/-100 PPM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com