数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F373VC 数据表(PDF) 109 Page - STMicroelectronics

部件名 STM32F373VC
功能描述  ARM® Cortex®-M4 32b MCUFPU, up to 256KB Flash32KB SRAM, timers, 4 ADCs (16-bit Sig. Delta / 12-bit SAR), 3 DACs, 2 comp., 2.0-3.6 V
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F373VC 数据表(HTML) 109 Page - STMicroelectronics

Back Button STM32F373VC Datasheet HTML 105Page - STMicroelectronics STM32F373VC Datasheet HTML 106Page - STMicroelectronics STM32F373VC Datasheet HTML 107Page - STMicroelectronics STM32F373VC Datasheet HTML 108Page - STMicroelectronics STM32F373VC Datasheet HTML 109Page - STMicroelectronics STM32F373VC Datasheet HTML 110Page - STMicroelectronics STM32F373VC Datasheet HTML 111Page - STMicroelectronics STM32F373VC Datasheet HTML 112Page - STMicroelectronics STM32F373VC Datasheet HTML 113Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 137 page
background image
DocID022691 Rev 7
109/137
STM32F373xx
Electrical characteristics
114
VREFSD-
Negative
ref. voltage
--
VSSA
-V
-
IDDSDx
Supply
current
(VDDSDx =
3.3 V)
Normal mode (fADC = 6 MHz)
-
800
1200
µA
-
Slow mode (fADC = 1.5 MHz)
-
-
600
-
Standby
-
-
200
-
Power down
-
-
2.5
-
SD_ADC off
-
-
1
-
VAIN
Common
input
voltage
range
Single ended mode (zero reference)
VREFSD-
-
VREFSD+
/gain
V
Voltage on
AINP or
AINN pin
Single ended offset mode
VREFSD-
-
VREFSD+/
(gain*2)
Differential mode
VSSA
-VDDSDx
VDIFF
Differential
input
voltage
Differential mode only
-VREFSD+/
(gain*2)
-
VREFSD+/
(gain*2)
-
Differential
voltage
between
AINP and
AINN
fS
Sampling
rate
Slow mode (fADC = 1.5 MHz)
-
4.166
-
kHz
fADC/360
Slow mode one channel only
(fADC = 1.5 MHz)
-12.5
-
fADC/120
Normal mode multiplexed channel
(fADC = 6 MHz)
-
16.66
-
fADC/360
Normal mode one channel only,
FAST= 1
(fADC = 6 MHz)
-50
-
fADC/120
tCONV
Conversio
n time
--
1/fs
-
s
-
Rain
Analog
input
impedance
One channel, gain = 0.5,
fADC = 1.5 MHz
-540
-
k
Ω
see
reference
manual for
detailed
description
One channel, gain = 0.5, fADC = 6
MHz
-135
-
One channel, gain = 8, fADC = 6 MHz
-
47
-
tCALIB
Calibration
time
fADC = 6 MHz, one offset calibration
-
5120
-
µs
30720/fADC
tSTAB
Stabilizatio
n time
From power down fADC = 6 MHz
-
100
-
µs
600/fADC,
75/fADC if
SLOWCK
=1
tSTANDBY
Wakeup
from
standby
time
fADC = 6 MHz
-
50
-
µs
300/fADC
fADC = 1.5 MHz
-
50
-
75/fADC if
SLOWCK
=1
Table 74. SDADC characteristics (continued)(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Note



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com