数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7933 数据表(PDF) 117 Page - Analog Devices

部件名 ADE7933
功能描述  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7933 数据表(HTML) 117 Page - Analog Devices

Back Button ADE7933 Datasheet HTML 113Page - Analog Devices ADE7933 Datasheet HTML 114Page - Analog Devices ADE7933 Datasheet HTML 115Page - Analog Devices ADE7933 Datasheet HTML 116Page - Analog Devices ADE7933 Datasheet HTML 117Page - Analog Devices ADE7933 Datasheet HTML 118Page - Analog Devices ADE7933 Datasheet HTML 119Page - Analog Devices ADE7933 Datasheet HTML 120Page - Analog Devices ADE7933 Datasheet HTML 121Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 125 page
background image
Data Sheet
ADE7978/ADE7933/ADE7932/ADE7923
Rev. D | Page 117 of 125
Table 51. COMPMODE Register (Address 0xE60E)
Bits
Bit Name
Default Value
Description
0
TERMSEL1[0]
1
0: Phase A is not included in the CF1 output calculations.
1: Phase A is included in the CF1 output calculations. Setting the TERMSEL1[2:0] bits to 111
specifies that the sum of all three phases is included in the CF1 output.
1
TERMSEL1[1]
1
0: Phase B is not included in the CF1 output calculations.
1: Phase B is included in the CF1 output calculations. Setting the TERMSEL1[2:0] bits to 111
specifies that the sum of all three phases is included in the CF1 output.
2
TERMSEL1[2]
1
0: Phase C is not included in the CF1 output calculations.
1: Phase C is included in the CF1 output calculations. Setting the TERMSEL1[2:0] bits to 111
specifies that the sum of all three phases is included in the CF1 output.
3
TERMSEL2[0]
1
0: Phase A is not included in the CF2 output calculations.
1: Phase A is included in the CF2 output calculations. Setting the TERMSEL2[2:0] bits to 111
specifies that the sum of all three phases is included in the CF2 output.
4
TERMSEL2[1]
1
0: Phase B is not included in the CF2 output calculations.
1: Phase B is included in the CF2 output calculations. Setting the TERMSEL2[2:0] bits to 111
specifies that the sum of all three phases is included in the CF2 output.
5
TERMSEL2[2]
1
0: Phase C is not included in the CF2 output calculations.
1: Phase C is included in the CF2 output calculations. Setting the TERMSEL2[2:0] bits to 111
specifies that the sum of all three phases is included in the CF2 output.
6
TERMSEL3[0]
1
0: Phase A is not included in the CF3 output calculations.
1: Phase A is included in the CF3 output calculations. Setting the TERMSEL3[2:0] bits to 111
specifies that the sum of all three phases is included in the CF3 output.
7
TERMSEL3[1]
1
0: Phase B is not included in the CF3 output calculations.
1: Phase B is included in the CF3 output calculations. Setting the TERMSEL3[2:0] bits to 111
specifies that the sum of all three phases is included in the CF3 output.
8
TERMSEL3[2]
1
0: Phase C is not included in the CF3 output calculations.
1: Phase C is included in the CF3 output calculations. Setting the TERMSEL3[2:0] bits to 111
specifies that the sum of all three phases is included in the CF3 output.
[10:9]
ANGLESEL[1:0]
00
00: delays between the voltages and currents of the same phase are measured.
01: delays between the phase voltages are measured.
10: delays between the phase currents are measured.
11: no delays are measured.
11
VNOMAEN
0
0: the apparent power on Phase A is computed normally by multiplying the voltage rms
value by the current rms value.
1: the apparent power on Phase A is computed by multiplying the phase rms current by an
rms voltage written to the VNOM register (Address 0xE533).
12
VNOMBEN
0
0: the apparent power on Phase B is computed normally by multiplying the voltage rms
value by the current rms value.
1: the apparent power on Phase B is computed by multiplying the phase rms current by an
rms voltage written to the VNOM register (Address 0xE533).
13
VNOMCEN
0
0: the apparent power on Phase C is computed normally by multiplying the voltage rms
value by the current rms value.
1: the apparent power on Phase C is computed by multiplying the phase rms current by an
rms voltage written to the VNOM register (Address 0xE533).
14
SELFREQ
0
0: ADE7978 is connected to a 50 Hz network.
1: ADE7978 is connected to a 60 Hz network.
15
Reserved
0
This bit is set to 0 by default and does not manage any functionality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com