数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DVR 数据表(PDF) 108 Page - Microchip Technology

部件名 DVR
功能描述  16-Bit General Purpose Microcontrollers with 256-Kbyte Flash and 16-Kbyte RAM in Low Pin Count Packages
PDF  416 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

DVR 数据表(HTML) 108 Page - Microchip Technology

Back Button DVR Datasheet HTML 104Page - Microchip Technology DVR Datasheet HTML 105Page - Microchip Technology DVR Datasheet HTML 106Page - Microchip Technology DVR Datasheet HTML 107Page - Microchip Technology DVR Datasheet HTML 108Page - Microchip Technology DVR Datasheet HTML 109Page - Microchip Technology DVR Datasheet HTML 110Page - Microchip Technology DVR Datasheet HTML 111Page - Microchip Technology DVR Datasheet HTML 112Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 416 page
background image
PIC24FJ256GA705 FAMILY
DS30010118D-page 108
 2016-2018 Microchip Technology Inc.
9.5
Oscillator Modes
The PLL block is shown in Figure 9-2. In this system,
the input from the Primary Oscillator is divided down by
a PLL prescaler to generate a 4 MHz output. This is
used to drive an on-chip, 96 MHz PLL frequency multi-
plier to drive the fixed, divide-by-3 frequency divider
and configurable PLL prescaler/divider to generate a
range of system clock frequencies. The CPDIV<1:0>
bits select the system clock speed. Available clock
options are listed in Table 9-2.
The user must manually configure the PLL divider to
generate the required 4 MHz output using the
PLLMODE<3:0> Configuration bits. This limits the
choices for Primary Oscillator frequency to a total of
eight possibilities, as shown in Table 9-3.
TABLE 9-2:
SYSTEM CLOCK OPTIONS
TABLE 9-3:
VALID PRIMARY OSCILLATOR
CONFIGURATIONS
FIGURE 9-2:
PLL BLOCK
MCU Clock Division
(CPDIV<1:0>)
Microcontroller
Clock Frequency
None (00)32 MHz
2 (01)16 MHz
4 (10)
8MHz
8 (11)
4MHz
Input Oscillator
Frequency
Clock Mode
PLL Mode
(PLLMODE<3:0>)
48 MHz
ECPLL
12 (0111)
32 MHz
HSPLL, ECPLL
8 (0110)
24 MHz
HSPLL, ECPLL
6 (0101)
20 MHz
HSPLL, ECPLL
5 (0100)
16 MHz
HSPLL, ECPLL
4 (0011)
12 MHz
HSPLL, ECPLL
3 (0010)
8 MHz
ECPLL, XTPLL,
FRCPLL
2 (0001)
4 MHz
ECPLL, XTPLL,
FRCPLL
1 (0000)
96 MHz
PLL
4 MHz
PLL Output
for System Clock
CPDIV<1:0>
PLLMODE<3:0>
Input from
POSC
Input from
FRC
(Note 1)
32 MHz
0111
0110
0101
0100
0011
0010
0001
0000
 12
 8
 8
 6
 5
 4
 3
 2
 1
 4
 2
 1
00
01
10
11
Note 1:
This MUX is controlled by the COSC<2:0> bits when running from the PLL or the NOSC<2:0> bits when
preparing to switch to the PLL.
1100
1101
1110
x8
x6
x4
 3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com