数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ES9218PC 数据表(PDF) 12 Page - ESS Technology,Inc

部件名 ES9218PC
功能描述  32-bit Stereo Low Power DAC with Headphone Amplifier, Analog Volume Control, and Output Switch
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9218PC 数据表(HTML) 12 Page - ESS Technology,Inc

Back Button ES9218PC Datasheet HTML 8Page - ESS Technology,Inc ES9218PC Datasheet HTML 9Page - ESS Technology,Inc ES9218PC Datasheet HTML 10Page - ESS Technology,Inc ES9218PC Datasheet HTML 11Page - ESS Technology,Inc ES9218PC Datasheet HTML 12Page - ESS Technology,Inc ES9218PC Datasheet HTML 13Page - ESS Technology,Inc ES9218PC Datasheet HTML 14Page - ESS Technology,Inc ES9218PC Datasheet HTML 15Page - ESS Technology,Inc ES9218PC Datasheet HTML 16Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 101 page
background image
ES9218P Datasheet
December 6, 2018
CONFIDENTIAL ADVANCE INFORMATION 1.8
ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801
12
Master Mode
The DAC can be configured for master mode operation using Register 10: Master Mode and Sync Configuration (0x0A).
Register 1: Input selection (0x01) input_select must also be set to either DSD or Serial mode. Auto Select will not work correctly in master mode.
DATA_CLK frequency can be configured using one of the following methods:
1. Set the desired master_div in Register 10: Master Mode and Sync Configuration (0x0A)
OR
2. Use NCO mode to set CLK/FSR ratio with Register 34-37: Programmable NCO (0x22 - 0x25). When NCO mode is enabled it has
precedence and the master_div setting will be ignored.
An available GPIO pin can be configured to output CLK using Register 8: GPIO1-2 Configuration (0x08). GPIO1 is recommended for this purpose
since GPIO2 is used to control Low Power Bypass mode.
Contact your local FAE for DoP master mode support.
SLAVE PCM MODE
BCK(Bit Clock)
LRCK(Frame Clock)
SIN(Serial PCM Data)
DATA_CLK
DATA1
DATA2
MASTER PCM MODE
BCK(Bit Clock)
LRCK(Frame Clock)
SIN(Serial PCM Data)
DATA_CLK
DATA1
DATA2
MCLK(Master Clock)
GPIO1
SLAVE DSD MODE
DSD DATA_CLK
DSD DATA1 (L)
DSD DATA2 (R)
DATA_CLK
DATA1
DATA2
MASTER DSD MODE
DSD DATA_CLK
DSD DATA1 (L)
DSD DATA2 (R)
DATA_CLK
DATA1
DATA2
MCLK (Master Clock)
GPIO1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com