数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 159 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 159 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 155Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 156Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 157Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 158Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 159Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 160Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 161Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 162Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 163Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 251 page
background image
Table 7-34. DPI External Pixel Clock Timing Requirements
NO.(2)
MIN
MAX
UNIT
D6
tc(extpclkin)
Cycle time, VOUT(x)_EXTPCLKIN
6.06
ns
D7
tw(extpclkinL)
Pulse duration, VOUT(x)_EXTPCLKIN low
0.45×P
(1)
ns
D8
tw(extpclkinH)
Pulse duration, VOUT(x)_EXTPCLKIN high
0.45×P
(1)
ns
(1)
P = output VOUT(x)_PCLK period in ns.
(2)
x in VOUT(x) = 1 or 2
VOUT(x)_EXTPCLKIN
D6
D7
D8
DPI_TIMING_02
Falling-edge Clock Reference
Rising-edge Clock Reference
VOUT(x)_EXTPCLKIN
Figure 7-43. DPI External Pixel Clock Input
For more information, see Display Subsystem (DSS) and Peripherals section in Peripherals chapter in the device
TRM.
7.10.5.6 eCAP
The supported features by the device ECAP are:
• 32-bit time base counter
• 4-event time-stamp registers (each 32 bits)
• Independent edge polarity selection for up to four sequenced time-stamp capture events
• Interrupt capabilities on any of the four capture events
• Input capture signal pre-scaling (from 1 to 16)
• Support of different capture modes (single shot capture, continuous mode capture, absolute timestamp
capture or difference mode time-stamp capture)
Table 7-35 represents ECAP timing conditions.
Table 7-35. ECAP Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
1
4
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
2
7
pF
Section 7.10.5.6.1 and Section 7.10.5.6.2 present timing and switching characteristics for eCAP (see Figure 7-44
and Figure 7-45).
www.ti.com
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
159
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com