TDA4VL...ALZQ1 datasheet(157/251 Pages) TI

157 / 251 page

7.10.5.3 CSI-2

Note

For more information, see the Camera Streaming Interface Receiver (CSI_RX_IF) chapter in the

device TRM.

The CSI_RX_IF deals with the processing of the pixel data coming from an external image sensor and data from

memory. It is a key component for the following multimedia applications: camera viewfinder, video record, and

still image capture.

The CSI_RX_IF has a primary serial interface (CSI-2 port) compliant with the MIPI D-PHY RX specification v1.2

and the MIPI CSI-2 specification v1.3, with 4 differential data lanes plus 1 differential clock lane in synchronous

mode, double data rate. Refer to the specification for timing details.

• 2.5 Gbps (1.25 GHz) for each lane.

7.10.5.4 DDRSS

For more details about features and additional description information on the device LPDDR4 Memory

Interfaces, see the corresponding sections within Signal Descriptions and Detailed Description.

The device has dedicated interface to LPDDR4. It supports JEDEC JESD209-4B standard compliant LPDDR4

SDRAM devices with the following features:

• 32-bit data path to external SDRAM memory

• Memory device capacity: Up to 8GB address space available over two chip selects (4GB per rank)

• No support for byte mode LPDDR4 memories, or memories with more than 17 row address bits

Table 7-31 and Figure 7-41 present switching characteristics for DDRSS.

Table 7-31. Switching Characteristics for DDRSS

NO.

PARAMETER

DDR TYPE

MIN

MAX

UNIT

tc(DDR_CKP/DDR_CKN)

Cycle time, DDR0_CKP and DDR0_CKN

LPDDR4

0.4681

3.003

1. Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system

and by PCB implementation. TI strongly recommends all designs to follow the TI LPDDR4 EVM PCB

layout exactly in every detail (routing, spacing, vias/backdrill, PCB material, etc.) in order to achieve the full

specified clock frequency. Refer to the Jacinto 7 DDR Board Design and Layout Guidelines for details.

DDR0_CKP

DDR0_CKN

Figure 7-41. DDRSS Memory Interface Clock Timing

For more information, see DDR Subsystem (DDRSS) section in Memory Controllers chapter in the device TRM.

7.10.5.5 DSS

For more details about features and additional description information on the device Display Subsystem – Video

Output Ports, see the corresponding sections within Signal Descriptions and Detailed Description.

Table 7-32 represents DPI timing conditions.

Table 7-32. DPI Timing Conditions

PARAMETER

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input slew rate

1.44

26.4

V/ns

www.ti.com

TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1

SPRSP62 – DECEMBER 2022

Submit Document Feedback

157

Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1

TDA4VL...ALZQ1 数据表(PDF) 157 Page - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 157 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载