数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 158 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 158 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 154Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 155Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 156Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 157Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 158Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 159Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 160Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 161Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 162Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 251 page
background image
Table 7-32. DPI Timing Conditions (continued)
PARAMETER
MIN
MAX
UNIT
OUTPUT CONDITIONS
CL
Output load capacitance
1.5
5
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch Delay)
Propagation delay mismatch
across all traces
100
ps
Table 7-33, Table 7-34, Figure 7-42 and Figure 7-43 assume testing over the recommended operating conditions
and electrical characteristic conditions.
Table 7-33. DPI Video Output Switching Characteristics
NO.(2)
PARAMETER
MIN
MAX
UNIT
D1
tc(pclk)
Cycle time, VOUT(x)_PCLK
6.06
ns
D2
tw(pclkL)
Pulse duration, VOUT(x)_PCLK low
0.475×P(1)
ns
D3
tw(pclkH)
Pulse duration, VOUT(x)_PCLK high
0.475×P(1)
ns
D4
td(pclkV-dataV)
Delay time, VOUT(x)_PCLK transition to VOUT(x)_DATA[23:0]
transition
-0.68
1.78
ns
D5
td(pclkV-ctrlL)
Delay time, VOUT(x)_PCLK transition to control signals
VOUT(x)_VSYNC, VOUT(x)_HSYNC, VOUT(x)_DE falling edge
-0.68
1.78
ns
(1)
P = output VOUT(x)_PCLK period in ns.
(2)
x in VOUT(x) = 1 or 2
VOUT(x)_PCLK
VOUT(x)_VSYNC
VOUT(x)_HSYNC
VOUT(x)_DATA[23:0]
VOUT(x)_DE
data_1 data_2
data_n
D1
D2
D3
D5
D5
D4
D5
DPI_TIMING_01
VOUT
_PCLK
(x)
Falling-edge Clock Reference
Rising-edge Clock Reference
A.
The configuration of assertion of the data can be programmed on the falling or rising edge of the pixel clock.
B.
The polarity and the pulse width of VOUT(x)_HSYNC and VOUT(x)_VSYNC are programmable, refer to Display Subsystem (DSS)
section in Peripherals chapter in the device TRM.
C.
The VOUT(x)_PCLK frequency can be configured, refer to Display Subsystem section in Peripherals chapter in the device TRM.
D.
x in VOUT(x) = 1 or 2.
Figure 7-42. DPI Video Output
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
158
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com