数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 154 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 154 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 150Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 151Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 152Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 153Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 154Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 155Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 156Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 157Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 158Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 251 page
background image
RMII4
RMII5
RMII[x]_
_
REF CLK
RMII[x]_RXD[1:0], RMII[x]_CRS_DV,
RMII[x]_RX_ER
Figure 7-37. CPSW2G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RX_ER Timing Requirements – RMII
Mode
Section 7.10.5.2.2.3, and Figure 7-38 present switching characteristics for CPSW2G RMII Transmit.
7.10.5.2.2.3 CPSW2G RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode
see Figure 7-38
NO.
PARAMETER
MIN
MAX UNIT
RMII6
td(ref_clkH-txdV)
Delay time, RMII[x]_REF_CLK rising edge to RMII[x]_TXD[1:0] valid
2
10
ns
td(ref_clkH-tx_enV)
Delay time, RMII[x]_REF_CLK rising edge to RMII[x]_TX_EN valid
2
10
ns
RMII[x]_TXD[1:0], RMII[x]_TX_EN
RMII6
RMII[x]_REF_CLK
Figure 7-38. RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode
7.10.5.2.3 CPSW2G RGMII Timings
Section 7.10.5.2.3.1, Section 7.10.5.2.3.2, and Figure 7-40 present timing requirements for receive RGMII
operation.
For more information, see Gigabit Ethernet MAC (MCU_CPSW0) section in Peripherals chapter in the device
TRM.
Table 7-30. CPSW2G RGMII Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
VDD(1) = 1.8 V
1.44
5
V/ns
VDD(1) = 3.3 V
2.64
5
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
2
20
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch
Delay)
Propagation delay mismatch across all traces
RGMII[x]_RXC,
RGMII[x]_RD[3:0],
RGMII[x]_RX_CTL
50
ps
RGMII[x]_TXC,
RGMII[x]_TD[3:0],
RGMII[x]_TX_CTL
50
ps
(1)
VDD stands for corresponding power supply. For more information on the power supply name and the corresponding ball(s), see
POWER column of the Pin Attributes.
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
154
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com