数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VL...ALZQ1 数据表(PDF) 156 Page - Texas Instruments

部件名 TDA4VL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VL...ALZQ1 数据表(HTML) 156 Page - Texas Instruments

Back Button TDA4VL...ALZQ1 Datasheet HTML 152Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 153Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 154Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 155Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 156Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 157Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 158Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 159Page - Texas Instruments TDA4VL...ALZQ1 Datasheet HTML 160Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 251 page
background image
7.10.5.2.3.3 CPSW2G RGMII[x]_TXC Switching Characteristics – RGMII Mode
NO.
PARAMETER
MODE
MIN
MAX
UNIT
RGMII6
tc(txc)
Cycle time, RGMII[x]_TXC
10Mbps
360
440
ns
100Mbps
36
44
ns
1000Mbps
7.2
8.8
ns
RGMII7
tw(txcH)
Pulse duration, RGMII[x]_TXC high
10Mbps
160
240
ns
100Mbps
16
24
ns
1000Mbps
3.6
4.4
ns
RGMII8
tw(txcL)
Pulse duration, RGMII[x]_TXC low
10Mbps
160
240
ns
100Mbps
16
24
ns
1000Mbps
3.6
4.4
ns
7.10.5.2.3.4 RGMII[x]_TD[3:0], and RGMII[x]_TX_CTL Switching Characteristics – RGMII Mode
see Figure 7-40
NO.
PARAMETER
MODE
MIN
MAX
UNIT
RGMII9
tosu(tdV-txcV)
Output setup time, RGMII[x]_TD[3:0] valid to RGMII[x]_TXC
transition
10Mbps
1.2
ns
100Mbps
1.2
ns
1000Mbps
1.2
ns
tosu(tx_ctlV-txcV)
Output setup time, RGMII[x]_TX_CTL valid to RGMII[x]_TXC
transition
10Mbps
1.2
ns
100Mbps
1.2
ns
1000Mbps
1.2
ns
RGMII10
toh(tdV-txcV)
Output hold time, RGMII[x]_TD[3:0] valid after RGMII[x]_TXC
transition
10Mbps
1.2
ns
100Mbps
1.2
ns
1000Mbps
1.2
ns
toh(tx_ctlV-txcV)
Output hold time, RGMII[x]_TX_CTL valid after
RGMII[x]_TXC transition
10Mbps
1.2
ns
100Mbps
1.2
ns
1000Mbps
1.2
ns
RGMII[x]_TXC
(A)
RGMII[x]_TD[3:0]
(B)
RGMII[x] TX_CTL
_
(B)
RGMII9
1st Half-byte
TXERR
TXEN
2nd Half-byte
RGMII7
RGMII8
RGMII6
RGMII10
A.
TXC is delayed internally before being driven to the RGMII[x]_TXC pin. This internal delay is always enabled.
B.
Data and control information is received using both edges of the clocks. RGMII_TD[3:0] carries data bits 3-0 on the rising edge of
RGMII_TXC and data bits 7-4 on the falling edge of RGMII_TXC. Similarly, RGMII_TX_CTL carries TXDV on rising edge of RGMII_TXC
and RTXERR on falling edge of RGMII_TXC.
Figure 7-40. CPSW2G Transmit Interface Timing RGMII Mode
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
156
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com