 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TDA4VL...ALZQ1 数据表(PDF) 194 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VL...ALZQ1 数据表(HTML) 194 Page - Texas Instruments |
|
|
194 / 251 page  7.10.5.15 MCASP For more details about features and additional description information on the device Multichannel Audio Serial Port, see the corresponding sections within Signal Descriptions and Detailed Description. Table 7-48 and Figure 7-71 present timing requirements for MCASP0 to MCASP11. Table 7-47 represents MCASP timing conditions. Table 7-47. MCASP Timing Conditions PARAMETER MIN MAX UNIT INPUT CONDITIONS SRI Input slew rate 0.7 5 V/ns OUTPUT CONDITIONS CL Output load capacitance 1 10 pF PCB CONNECTIVITY REQUIREMENTS td(Trace Delay) Propagation delay of each trace 100 1100 ps td(Trace Mismatch Delay) Propagation delay mismatch across all traces 100 ps Table 7-48. MCASP Timing Requirements NO. MODE(1) MIN MAX UNIT ASP1 tc(AHCLKRX) Cycle time, MCASP[x]_AHCLKR/X 15.26 ns ASP2 tw(AHCLKRX) Pulse duration, MCASP[x]_AHCLKR/X high or low 0.5P(2) - 1.53 ns ASP3 tc(ACLKRX) Cycle time, MCASP[x]_ACLKR/X 15.26 ns ASP4 tw(ACLKRX) Pulse duration, MCASP[x]_ACLKR/X high or low 0.5R(3) - 1.53 ns ASP5 tsu(AFSRX-ACLKRX) Setup time, MCASP[x]_AFSR/X input valid before MCASP[x]_ACLKR/X ACLKR/X int 12.3 ns ACLKR/X ext in/out 4 ASP6 th(ACLKRX-AFSRX) Hold time, MCASP[x]_AFSR/X input valid after MCASP[x]_ACLKR/X ACLKR/X int –1 ns ACLKR/X ext in/out 1.6 ASP7 tsu(AXR-ACLKRX) Setup time, MCASP[x]_AXR input valid before MCASP[x]_ACLKR/X ACLKR/X int 12.3 ns ACLKR/X ext in/out 4 ASP8 th(ACLKRX-AXR) Hold time, MCASP[x]_AXR input valid after MCASP[x]_ACLKR/X ACLKR/X int -1 ns ACLKR/X ext in/out 1.6 (1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1 ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1 (2) P = AHCLKR/X period in ns. (3) R = ACLKR/X period in ns. TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1 SPRSP62 – DECEMBER 2022 www.ti.com 194 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
