数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F103CBU6TR 数据表(PDF) 68 Page - STMicroelectronics

部件名 STM32F103CBU6TR
功能描述  Medium-density performance line Arm®-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F103CBU6TR 数据表(HTML) 68 Page - STMicroelectronics

Back Button STM32F103CBU6TR Datasheet HTML 64Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 65Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 66Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 67Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 68Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 69Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 70Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 71Page - STMicroelectronics STM32F103CBU6TR Datasheet HTML 72Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 116 page
background image
Electrical characteristics
STM32F103x8, STM32F103xB
68/116
DS5319 Rev 18
5.3.16
Communications interfaces
I2C interface characteristics
The STM32F103xx performance line I2C interface meets the requirements of the standard
I2C communication protocol with the following restrictions: the I/O pins SDA and SCL are
mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected
between the I/O pin and VDD is disabled, but is still present.
The I2C characteristics are described in Table 40. Refer also to Section 5.3.12 for more
details on the input/output alternate function characteristics (SDA and SCL).
Table 40. I2C characteristics
Symbol
Parameter
Standard mode I2C(1)(2)
Fast mode I2C(1)(2)
Unit
Min
Max
Min
Max
tw(SCLL)
SCL clock low time
4.7
-
1.3
-
µs
tw(SCLH)
SCL clock high time
4.0
-
0.6
tsu(SDA)
SDA setup time
250
-
100
-
ns
th(SDA)
SDA data hold time
-
3450(3)
-900(3)
tr(SDA)
tr(SCL)
SDA and SCL rise time
-
1000
-
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
-
300
-
300
th(STA)
Start condition hold time
4.0
-
0.6
-
µs
tsu(STA)
Repeated Start condition setup time
4.7
-
0.6
-
tsu(STO)
Stop condition setup time
4.0
-
0.6
-
s
tw(STO:STA) Stop to Start condition time (bus free)
4.7
-
1.3
-
s
Cb
Capacitive load for each bus line
-
400
-
400
pF
tSP
Pulse width of spikes suppressed by
the analog filter
050(4)
050(4)
ns
1. Specified by design, not tested in production.
2. fPCLK1 must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to achieve fast mode
I2C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.
3. The maximum Data hold time must be met if the interface does not stretch the low period of SCL signal.
4. The minimum width of the spikes filtered by the analog filter is above tSP(max).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com