STM32U545NET3QTR datasheet(15/283 Pages) STMICROELECTRONICS

15 / 283 page

DS14216 Rev 1

15/283

STM32U545xx

Description

The STM32U545xx devices belong to an ultra-low-power microcontrollers family

(STM32U5 Series) based on the high-performance Arm® Cortex®-M33 32-bit RISC core.

They operate at a frequency of up to 160 MHz.

The Cortex®-M33 core features a single-precision FPU (floating-point unit), that supports all

the Arm® single-precision data-processing instructions and all the data types.

The Cortex®-M33 core also implements a full set of DSP (digital signal processing)

instructions and a MPU (memory protection unit) that enhances the application security.

The devices embed high-speed memories (512-Kbyte flash memory and 274-Kbyte SRAM),

one Octo-SPI flash memory interface, an extensive range of enhanced I/Os, peripherals

connected to three APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

The devices offer security foundation compliant with the TBSA (trusted-based security

architecture) requirements from Arm®. It embeds the necessary security features to

implement a secure boot, secure data storage and secure firmware update. Besides these

capabilities, the devices incorporate a secure firmware installation feature, that allows the

customer to secure the provisioning of the code during its production. A flexible lifecycle is

managed thanks to multiple levels of readout protection and debug unlock with password.

Firmware hardware isolation is supported thanks to securable peripherals, memories and

I/Os, and privilege configuration of peripherals and memories.

The devices feature several protection mechanisms for embedded flash memory and

SRAM: readout protection, write protection, secure and hide protection areas.

The devices embed several peripherals reinforcing security: a fast AES coprocessor,

a secure AES coprocessor with DPA resistance and hardware unique key that can be

shared by hardware with fast AES, a PKA (public key accelerator) with DPA resistance,

an on-the-fly decryption engine for Octo-SPI external memories, a HASH hardware

accelerator, and a true random number generator.

The devices offer active tamper detection and protection against transient and

environmental perturbation attacks, thanks to several internal monitoring generating secret

data erase in case of attack. This helps to fit the PCI requirements for point of sales

applications.

The devices offer one fast 14-bit ADC (2.5 Msps), one 12-bit ADC (2.5 Msps), one

comparator, one operational amplifier, two DAC channels, an internal voltage reference

buffer, a low-power RTC, four 32-bit general-purpose timers, two 16-bit PWM timers

dedicated to motor control, three 16-bit general-purpose timers, two 16-bit basic timers and

four 16-bit low-power timers.

The devices support a MDF (multi-function digital filter) with two filters dedicated to the

connection of external sigma-delta modulators. Another low-power digital filter dedicated to

audio signals is embedded (ADF), with one filter supporting sound-activity detection. The

devices embed also mathematical accelerators (a trigonometric functions accelerator plus a

filter mathematical accelerator). In addition, up to 20 capacitive sensing channels are

available.

The devices also feature standard and advanced communication interfaces such as:

four I2Cs, three SPIs, two USARTs, two UARTs, one low-power UART, one SAI, one digital

camera interface (DCMI), one SDMMC, one FDCAN, one USB host and device capable

STM32U545NET3QTR 数据表(PDF) 15 Page - STMicroelectronics

STM32U545NET3QTR 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载