数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ING-RRC 数据表(PDF) 14 Page - List of Unclassifed Manufacturers

部件名 ING-RRC
功能描述  1.32 Gbit/s Serial Link Transmitter and Receiver
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

ING-RRC 数据表(HTML) 14 Page - List of Unclassifed Manufacturers

Back Button ING-RRC Datasheet HTML 10Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 11Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 12Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 13Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 14Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 15Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 16Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 17Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 18Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 21 page
background image
INGT165B / INGR165B
10/2003 - rev. 2.0
14 of 21
4.3.5
Transmitter and Receiver Timing Parameters
(under recommended operating conditions)
Parameter
Description
Min.
Typ.
Max.
Unit
t1
Setup time PDATA and PARITY to RDCLK rising edge
9
6
ns
t2
VALID active to first rising RDCLK edge
9
12
14
ns
t2-1
VALID high state
5
4
ns
t2-2
LOCK# / RESET# high state before Tx operational
50
µs
t3
PDATA and PARITY hold time
9
6
ns
t4
RDCLK cycle time (without assertion of FLAGI)
30.3
ns
t5
Rising RDCLK edge to sampling window for VALID state
(VALID=0: exit BURST mode,
VALID=1: continue BURST mode)
18
20
22
ns
t6
Setup time PDATA and PARITY to RDCLK rising edge
9
6
ns
t7
VALID active to rising RDCLK edge
9
12
14
ns
t7-1
VALID high state
5
4
ns
t7-2
LOCK# / RESET# high state before TX operational
50
µs
t8
PDATA and PARITY hold time
9
6
ns
t9
RDCLK high state (without assertion of FLAGI)
14
15
16
ns
t10
Rising RDCLK edge to sampling window for VALID state
(VALID=0: continue single word mode,
VALID=1: enter BURST mode)
18
20
22
ns
t11
Rising edge WRCLK to PDATA and PARITY bit valid
1
4
ns
t12
WRCLK cycle time (without assertion of FLAGI)
30.3
ns
t13
Rising edge WRCLK to PDATA and PARITY valid
1
4
ns
t14
WRCLK high state
14
15
16
ns
t15
Rising edge of RDCLK to rising edge of FLAGI
0
18
ns
t16
FLAGI minimum high state
4
6
ns
t17
FLAGI minimum low state
4
6
ns
t18
RDCLK cycle time after assertion of FLAGI (one cycle only)
36
ns
t19
Rising edge of WRCLK to PDATA, PARITY and FLAGI valid
1
4
ns
t20
WRCLK cycle time for data word marked by FLAGO toggle
36
ns
t21
Rising edge of WRCLK after the corrupt data word to rising
edge of LSYNC#
1
5
ns
t22
Rising edge of WRCLK marking the corrupt data word to falling
edge of PERR#
3
6
ns
t23
Rising edge of WRCLK marking the corrupt data header to
rising edge of LSYNC#
0
13
ns
t24
Rising edge of WRCLK marking the corrupt data header to
falling edge of PERR#
1,5
ns
t25
PERR # low state
3
ns
Table 14: Transmitter and Receiver Timing Parameters (under recommended operating conditions)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com