数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ING-RRC 数据表(PDF) 8 Page - List of Unclassifed Manufacturers

部件名 ING-RRC
功能描述  1.32 Gbit/s Serial Link Transmitter and Receiver
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

ING-RRC 数据表(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button ING-RRC Datasheet HTML 4Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 5Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 6Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 7Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 8Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 9Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 10Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 11Page - List of Unclassifed Manufacturers ING-RRC Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
INGT165B / INGR165B
10/2003 - rev. 2.0
8 of 21
3.2 INGR165B RECEIVER PARALLEL INTERFACE
GigaST#R
INGR165B
RECEIVER
EQLSEL
LSYNC#
FLAGO
RESET#
WRCLK
PDATA[35..0]
PARITY
PERR#
LOCK
SDATA
SDATA#
Figure 7: GigaSTaR® Receiver Parallel Interface
3.2.1 Control Signals
RESET# is an asynchronous active low reset signal. After a power-up sequence and activation of the
reference clock, RESET# has to be kept low for at least 1 ms. The link is operational as soon as the
LSYNC# signal is going low.
LOCK = '1' indicates that the internal PLL is locked. If LOCK is de-asserted, the Receiver is not ready.
EQLSEL activates the internal equalizer to support extended cable lengths above 10 meters.
FLAGO is the sideband signalling output flag, for timing details see 3.2.5.
The default state of FLAGO after reset is ‘0’.
The status bit LSYNC# is asserted if the GigaSTaR® Receiver is synchronized to the incoming bit-stream.
If the Receiver is not synchronized correctly, LSYNC# is de-asserted.
The receiver permanently computes the parity over each transmitted word and compares it with the
transmitted parity bit. A mismatch of both parity information indicates a transmission failure and the signal
PERR# is asserted for one data cycle. LSYNC# is de-asserted and the Receiver starts to re-synchronize
the link.
3.2.2 Data Interface
The parallel interface is designed to support a variety of application interfaces.
It provides a sequence of write clock (WRCLK) pulses with a cycle time of 30.3 ns
(corresponding to 33MHz) which is used to clock data into the remote application's input buffer
like a FIFO, memory devices or directly into an ASIC or PLD.
A data word at the parallel interface consists of 36 data bits. The data's parity is always available
synchronous to the data at the PARITY output. The application may use the parity bit for additional
information about the data's validity. As long as data with a wrong parity are transmitted, the Receiver
is not synchronized with the Transmitter, and the LSYNC# signal is de-asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com