数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADN2817 数据表(PDF) 13 Page - Analog Devices

部件名 ADN2817
功能描述  Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADN2817 数据表(HTML) 13 Page - Analog Devices

Back Button ADN2817 Datasheet HTML 9Page - Analog Devices ADN2817 Datasheet HTML 10Page - Analog Devices ADN2817 Datasheet HTML 11Page - Analog Devices ADN2817 Datasheet HTML 12Page - Analog Devices ADN2817 Datasheet HTML 13Page - Analog Devices ADN2817 Datasheet HTML 14Page - Analog Devices ADN2817 Datasheet HTML 15Page - Analog Devices ADN2817 Datasheet HTML 16Page - Analog Devices ADN2817 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 35 page
background image
Preliminary Technical Data
ADN2817/ADN2818
Rev.Pr A | Page 13 of 35
Table 9. Control Register, CTRLB
Config LOL
Reset MISC[4]
System Reset
Reset MISC[2]
D7
D6
D5
D4
D3
D2
D1
D0
0 = LOL pin normal operation
1 = LOL pin is static LOL
Write a 1 followed by
0 to reset MISC[4]
Write a 1 followed by
0 to reset
ADN2817/ADN2818
Set
to 0
Write a 1 followed by
0 to reset MISC[2]
Set
to 0
Set
to 0
Set
to 0
Table 10. Control Register, CTRLC
Signal Degrade Threshold
Signal Degrade Mode
Config LOS
Squelch Mode
D7
D6
D5
D4
D3
D2
D1
D0
0 = Active high LOS
0 = Squelch CLK and
DATA
Set
to 0
Set
to 0
Set
to 0
0=Set SD Threshold to 9mV
1=Set SD Threshold to 1.9x
LOS Threshold
0= Disable Signal Degrade
Mode
1= Enable Signal Degrade
Mode
Set
to 0
1 = Active low LOS
1 = Squelch CLK or
DATA
Table 111. Control Register, CTRLD
CDR Bypass
Disable DATA
Buffer
Disable CLK
Buffer
Initiate PRBS
PRBS Mode
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
Power Down
0=CDR
Enabled
1=CDR
Disabled
0=Data Buffer
Enabled
1=Data Buffer
Disabled
0=CLK Buffer
Enabled
1=CLK Buffer
Disabled
Set
to 0
Write a 1
followed by 0 to
initiate PRBS
Generate
Sequence
0
0
0
1
0
1
1
0
1
0
1
0
Generate Mode
Detect Mode, compares errors
Detect Mode, O/P to BER only
Detect mode, BER not in use
Table 12. FDDI_MODE
FDDI Enable
Subharmonic Ratio [6..2]
D7
D6
D5
D4
D3
D2
D1
D0
0= FDDI Mode Disabled
1= FDDI Mode Enabled
0
0
0
0
1 =
1
0
0
0
1
0
= 2
0
0
0
1
1
= 3
---------------------
1
1
1
1
1
= 31
Set to 0
Set to 0
Table 13. SEL_MODE
Mode Control 2
Mode Control 1
Mode Control 0
Clock Holdover
Mode 2A
Clock Holdover
Mode 2B
D7
D6
D5
D4
D3
D2
D1
D0
Set
to 0
Set
to 0
0=LTD/LTR Mode
1=LTR Mode Only
0= Continuous Rate
1= Single Rate
0= Full Range (12.3M-
2.7G)
1= Limited Range
Set to 1 for Clock
Holdover Mode 2A
Set to 1 for Clock
Holdover Mode 2B
Set
to 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com