| 数据搜索系统,热门电子元器件搜索 |
|
ADN2817 数据表(PDF) 26 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADN2817 数据表(HTML) 26 Page - Analog Devices |
|
26 / 35 page ![]() ADN2817/ADN2818 Preliminary Technical Data Rev. PrA | Page 26 of 35 completely bypassing the CDR. DISABLE OUTPUT BUFFERS The ADN2817/18 provides the option of disabling the output buffers for power savings. The clock output buffers can be disabled by setting CTRLD[5]=1. For additional power savings, e.g. in a low power standby mode, the data output buffers can also be disabled by setting CTRLD[6]=1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |