4LS datasheet(78/115 Pages) AMSCO

78 / 115 page

Document Feedback

4LS

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 77

9.1.32

Status 6 Register (Address 0x1F)

Figure 132:

STS6Reg

Address: 0x1F

Default Value: 0x05

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:7

Slow Clock ON

Internal Debug Purposes

Use default value.

6:6

Ramp Buff Half

Current

When set to ‘1’ reduces the Ramp buffer

current to half.

5:4

VREF CVC Trimming

00b

Defines the VREF voltage to be used on

all CVC on the sensor.

3:3

RAMP Connection

between Segments

When set to ‘1’ ramps reconnected

segments, connecting ramp L1 with

ramp L2 and then they are connected

between each segment.

2:2

Enable Boost VREF

CVC Buffer

Enables a higher output current on

VREF CVC buffer.

1:1

Enable Pre-charge

over SRAM

Internal Debug Purposes

Use default value.

0:0

ADC Response

Stabilization

When set to '1' the ramp have more time

to stabilize before start the A/D

conversion.

Figure 133:

VREF CVC Trimming

Bit 1

Bit 0

Vref CVC Trimming [V]

1.1 V

1.2 V

1.3 V

1.4 V

9.2

The figure below shows the mapping of all registers (default values) on a 2K5 segment, being

applicable for the remaining segments.

4LS 数据表(PDF) 78 Page - ams AG

4LS 数据表(HTML) 78 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载