4LS datasheet(52/115 Pages) AMSCO

52 / 115 page

Document Feedback

4LS

Functional Description

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 51

�� = 4 × 2 × 308 = 2464 ��

Figure 74:

Complete 8-Bit Timing Clocks with ROI On for Readout Mode 1-To-1

Parameters

Clocks

RST_CDS

100

ADC Time

280

Readout Data

308

Readout Time

334

SAMPLE

START_AD

TBTW_START_AD&RST_RAMP

TBTW_SAMPLE&START_AD

FCT

335

MTA => Line Rate

335 => 238.8 kHz

DTI

112

Max Integration Time

223 => 2787.5 ns

Minimum LVALLow_Period

��_�� = 335 − 308 = 27 ��

The minimum LVAL time at low between two consecutive data streams is 27 clocks.

For 2-To-1 and 4-To-1 modes, if the goal is still achieve the maximum line rate, the ROI needs to

decreased even more, because the number of the output is also lower. Please note that the minimum

LVAL low period needs always to be in consideration.

For 2-To-1 mode:

●

Start Region of Interest Register Segment A = 0x7B = 123d

●

Start Region of Interest Register Segment B = 0x00

●

End Region of interest Register Segment A = 0xA0 = 160d

●

End Region of Interest Register Segment B = 0x25 = 37d

�� = ((160 − 123) + 1) × (4 × 2)) = 304 ��

�� = 304 + 30 = 334 ��

�� = 2 × 2 × 304 = 1216 ��

4LS 数据表(PDF) 52 Page - ams AG

4LS 数据表(HTML) 52 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载