数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

4LS 数据表(PDF) 55 Page - ams AG

部件名 4LS
功能描述  4LS15K, 4LS10K and 4LS5K Line Scan Sensors
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

4LS 数据表(HTML) 55 Page - ams AG

Back Button 4LS Datasheet HTML 51Page - ams AG 4LS Datasheet HTML 52Page - ams AG 4LS Datasheet HTML 53Page - ams AG 4LS Datasheet HTML 54Page - ams AG 4LS Datasheet HTML 55Page - ams AG 4LS Datasheet HTML 56Page - ams AG 4LS Datasheet HTML 57Page - ams AG 4LS Datasheet HTML 58Page - ams AG 4LS Datasheet HTML 59Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 115 page
background image
Document Feedback
4LS
Digital Interface
Datasheet
• PUBLIC
DS000542
• v3-01 • 2022-Nov-17
114
│ 54
8
Digital Interface
The sensor features two different types of control interfaces: SPI interface (using on chip registers)
and digital control lines.
8.1
Digital Control Lines
The digital control lines allows a dynamic control that grant maximum flexibility for readout control
operations, CVC control, CDS control and test control signals. Most of these signals changes the logic
state during pixel integration, A/D conversion and readout that cannot be done using static
configuration, due to read and write operation times.
Figure 78 lists all the digital signals used as digital control lines on each 2K5 segment on top and
bottom.
Figure 78:
Digital Control Lines
Signal
Function
Ext Sync
By configuration, the serializer can be set to synchronize phase to the rising edge of this signal
LVAL
When at high informs that the line data is valid
N RST Logic
Low active reset for sensor logic
N RST PLL
Low active reset for PLL logic
RST CVC L1
Reset signal to CVC block with respect to Line 1
RST CDS L1
Reset signal to CDS block with respect to Line 1
Sample L1
Performs the signal sampling at the ADC input with respect to Line 1
RST CVC L2
Reset signal to CVC block with respect to Line 2
RST CDS L2
Reset signal to CDS block with respect to Line 2
Sample L2
Performs the signal sampling at the ADC input with respect to Line 2
Start A/D conversion
Starts the A/D conversion for the last integrated line
Start readout
Starts the readout of last converted line
8.2
SPI Interface
8.2.1
General Description
The SPI interface controls static configuration data, such as operation modes, ADC gain, black level,
bias currents, etc. It is present in every segment, top and bottom sides. This interface is based on 8-bit
registers and addressed using 8-bit addresses.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com