数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9923ABBCZ 数据表(PDF) 49 Page - Analog Devices

部件名 AD9923ABBCZ
功能描述  CCD Signal Processor with V-Driver and Precision Timing??Generator
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9923ABBCZ 数据表(HTML) 49 Page - Analog Devices

Back Button AD9923ABBCZ Datasheet HTML 45Page - Analog Devices AD9923ABBCZ Datasheet HTML 46Page - Analog Devices AD9923ABBCZ Datasheet HTML 47Page - Analog Devices AD9923ABBCZ Datasheet HTML 48Page - Analog Devices AD9923ABBCZ Datasheet HTML 49Page - Analog Devices AD9923ABBCZ Datasheet HTML 50Page - Analog Devices AD9923ABBCZ Datasheet HTML 51Page - Analog Devices AD9923ABBCZ Datasheet HTML 52Page - Analog Devices AD9923ABBCZ Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 88 page
background image
AD9923A
Rev. 0 | Page 49 of 88
Table 38. SUBCK and TRIGGER Register Parameters
Register
Length
(Bits)
Range
Description
TRIGGER
8
On/off for eight signals
0: triggers SHUT0 signal.
1: triggers SHUT1 signal.
2: triggers SHUT2 signal.
3: triggers SHUT3 signal.
4: triggers VSUB0 signal.
5: triggers VSUB1 signal.
6: triggers EXPOSURE operation.
7: triggers READOUT operation.
READOUTNUM
3
0 to 7 fields
Number of fields to suppress SUBCK after exposure.
EXPOSURENUM
12
0 to 4095 fields
Number of fields to suppress to SUBCK and VSG during exposure time (low
speed shutter).
VDHDOFF
1
On/off
Disable VD/HD output during exposure.
1 = disable VD.
0 = enable VD.
SUBCKPOL1
1
High/low
SUBCK start polarity for SUBCK1 and SUBCK2.
SUBCK1TOG11
12
0 to 4095 pixel locations
First toggle positions for first SUBCK pulse (normal shutter).
SUBCK1TOG21
12
0 to 4095 pixel locations
Second toggle positions for first SUBCK pulse (normal shutter).
SUBCK2TOG11
12
0 to 4095 pixel locations
First toggle positions for second SUBCK pulse in last line (high precision).
SUBCK2TOG21
12
0 to 4095 pixel locations
Second toggle positions for second SUBCK pulse in last line (high precision).
SUBCKNUM1
12
1 to 4095 pulses
Total number of SUBCKs per field, at one pulse per line.
SUBCKSUPPRESS1
12
0 to 4095 pulses
Number of pulses, after the VSG line, to suppress SUBCK.
SUBCKMASK1
2
0 to 3 masking mode
Additional masking of SUBCK output.
0 = no additional mask.
1 = start mask at VD edge.
2 = use internal SHUT3 signal to mask.
1 Register is not VD updated, but updated at the start of the line after the sensor gate line.
Shutter Outputs
The AD9923A contains three shutter output pins: VSUB,
MSHUT, and STROBE. Internally, there are six possible shutter
signals available: VSUB0, VSUB1, SHUT0, SHUT1, SHUT2,
and SHUT3. Any of these signals, and the following combinations:
SHUT0 ^ VSUB0, SHUT0 ^ VSUB1, SHUT0 ^ SHUT1,
SHUT0 ^ SHUT2, can be mapped to any of the output pins
using the VSUB_CTRL, MSHUT_CTRL, and STROBE_CTRL
registers.
The VSUB signals behave differently than the SHUT signals,
and are generally used for the VSUB output pin. If a more generic
approach is desired for the shutter signals, the SHUT signals can
be used for the VSUB output pin.
It is also possible to configure the SYNC pin as an output and
send one of the internal shutter signals, or the combinations listed
above, to the SYNC pin using the TESTO_CTRL register
function. This provides the flexibility of outputting up to four
shutter outputs if the external SYNC input function is not needed.
VSUB Signal Operation
The CCD readout bias (VSUB) can be programmed to accom-
modate different CCDs. Figure 67 shows two available modes.
In Mode 0, VSUB goes active when the exposure begins during
the field of the last SUBCK. The on position (rising edge in
Figure 67) is programmable to any line within the field. VSUB
remains active until the end of the image readout. In Mode 1,
the VSUB is not activated until the start of the readout.
A function called VSUB_KEEPON is also available. When the
appropriate VSUB_KEEPON bit is set high, the VSUB output
remains active, even after the readout has finished. To disable
the VSUB at a later time, return this bit to low.
The AD9923A contains two programmable VSUB signals,
VSUB0 and VSUB1. Either of these signals can be mapped to
the VSUB output pin, the MSHUT pin, or the STROBE pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com